time_32.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150
  1. /*
  2. * Copyright (C) 1991, 1992, 1995 Linus Torvalds
  3. *
  4. * This file contains the PC-specific time handling details:
  5. * reading the RTC at bootup, etc..
  6. * 1994-07-02 Alan Modra
  7. * fixed set_rtc_mmss, fixed time.year for >= 2000, new mktime
  8. * 1995-03-26 Markus Kuhn
  9. * fixed 500 ms bug at call to set_rtc_mmss, fixed DS12887
  10. * precision CMOS clock update
  11. * 1996-05-03 Ingo Molnar
  12. * fixed time warps in do_[slow|fast]_gettimeoffset()
  13. * 1997-09-10 Updated NTP code according to technical memorandum Jan '96
  14. * "A Kernel Model for Precision Timekeeping" by Dave Mills
  15. * 1998-09-05 (Various)
  16. * More robust do_fast_gettimeoffset() algorithm implemented
  17. * (works with APM, Cyrix 6x86MX and Centaur C6),
  18. * monotonic gettimeofday() with fast_get_timeoffset(),
  19. * drift-proof precision TSC calibration on boot
  20. * (C. Scott Ananian <cananian@alumni.princeton.edu>, Andrew D.
  21. * Balsa <andrebalsa@altern.org>, Philip Gladstone <philip@raptor.com>;
  22. * ported from 2.0.35 Jumbo-9 by Michael Krause <m.krause@tu-harburg.de>).
  23. * 1998-12-16 Andrea Arcangeli
  24. * Fixed Jumbo-9 code in 2.1.131: do_gettimeofday was missing 1 jiffy
  25. * because was not accounting lost_ticks.
  26. * 1998-12-24 Copyright (C) 1998 Andrea Arcangeli
  27. * Fixed a xtime SMP race (we need the xtime_lock rw spinlock to
  28. * serialize accesses to xtime/lost_ticks).
  29. */
  30. #include <linux/clockchips.h>
  31. #include <linux/init.h>
  32. #include <linux/interrupt.h>
  33. #include <linux/time.h>
  34. #include <linux/mca.h>
  35. #include <asm/setup.h>
  36. #include <asm/hpet.h>
  37. #include <asm/time.h>
  38. #include <asm/timer.h>
  39. #include <asm/i8259.h>
  40. #include <asm/i8253.h>
  41. int timer_ack;
  42. unsigned long profile_pc(struct pt_regs *regs)
  43. {
  44. unsigned long pc = instruction_pointer(regs);
  45. #ifdef CONFIG_SMP
  46. if (!user_mode_vm(regs) && in_lock_functions(pc)) {
  47. #ifdef CONFIG_FRAME_POINTER
  48. return *(unsigned long *)(regs->bp + sizeof(long));
  49. #else
  50. unsigned long *sp = (unsigned long *)&regs->sp;
  51. /* Return address is either directly at stack pointer
  52. or above a saved flags. Eflags has bits 22-31 zero,
  53. kernel addresses don't. */
  54. if (sp[0] >> 22)
  55. return sp[0];
  56. if (sp[1] >> 22)
  57. return sp[1];
  58. #endif
  59. }
  60. #endif
  61. return pc;
  62. }
  63. EXPORT_SYMBOL(profile_pc);
  64. /*
  65. * This is the same as the above, except we _also_ save the current
  66. * Time Stamp Counter value at the time of the timer interrupt, so that
  67. * we later on can estimate the time of day more exactly.
  68. */
  69. static irqreturn_t timer_interrupt(int irq, void *dev_id)
  70. {
  71. /* Keep nmi watchdog up to date */
  72. inc_irq_stat(irq0_irqs);
  73. #ifdef CONFIG_X86_IO_APIC
  74. if (timer_ack) {
  75. /*
  76. * Subtle, when I/O APICs are used we have to ack timer IRQ
  77. * manually to deassert NMI lines for the watchdog if run
  78. * on an 82489DX-based system.
  79. */
  80. spin_lock(&i8259A_lock);
  81. outb(0x0c, PIC_MASTER_OCW3);
  82. /* Ack the IRQ; AEOI will end it automatically. */
  83. inb(PIC_MASTER_POLL);
  84. spin_unlock(&i8259A_lock);
  85. }
  86. #endif
  87. global_clock_event->event_handler(global_clock_event);
  88. #ifdef CONFIG_MCA
  89. if (MCA_bus) {
  90. /* The PS/2 uses level-triggered interrupts. You can't
  91. turn them off, nor would you want to (any attempt to
  92. enable edge-triggered interrupts usually gets intercepted by a
  93. special hardware circuit). Hence we have to acknowledge
  94. the timer interrupt. Through some incredibly stupid
  95. design idea, the reset for IRQ 0 is done by setting the
  96. high bit of the PPI port B (0x61). Note that some PS/2s,
  97. notably the 55SX, work fine if this is removed. */
  98. u8 irq_v = inb_p(0x61); /* read the current state */
  99. outb_p(irq_v | 0x80, 0x61); /* reset the IRQ */
  100. }
  101. #endif
  102. return IRQ_HANDLED;
  103. }
  104. static struct irqaction irq0 = {
  105. .handler = timer_interrupt,
  106. .flags = IRQF_DISABLED | IRQF_NOBALANCING | IRQF_IRQPOLL | IRQF_TIMER,
  107. .name = "timer"
  108. };
  109. void __init setup_default_timer_irq(void)
  110. {
  111. irq0.mask = cpumask_of_cpu(0);
  112. setup_irq(0, &irq0);
  113. }
  114. /* Default timer init function */
  115. void __init hpet_time_init(void)
  116. {
  117. if (!hpet_enable())
  118. setup_pit_timer();
  119. setup_default_timer_irq();
  120. }
  121. static void x86_late_time_init(void)
  122. {
  123. x86_init.timers.timer_init();
  124. }
  125. /*
  126. * Initialize TSC and delay the periodic timer init to
  127. * late x86_late_time_init() so ioremap works.
  128. */
  129. void __init time_init(void)
  130. {
  131. tsc_init();
  132. late_time_init = x86_late_time_init;
  133. }