tegra-harmony.dts 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339
  1. /dts-v1/;
  2. /include/ "tegra20.dtsi"
  3. / {
  4. model = "NVIDIA Tegra2 Harmony evaluation board";
  5. compatible = "nvidia,harmony", "nvidia,tegra20";
  6. memory@0 {
  7. reg = < 0x00000000 0x40000000 >;
  8. };
  9. pinmux@70000000 {
  10. pinctrl-names = "default";
  11. pinctrl-0 = <&state_default>;
  12. state_default: pinmux {
  13. ata {
  14. nvidia,pins = "ata";
  15. nvidia,function = "ide";
  16. };
  17. atb {
  18. nvidia,pins = "atb", "gma", "gme";
  19. nvidia,function = "sdio4";
  20. };
  21. atc {
  22. nvidia,pins = "atc";
  23. nvidia,function = "nand";
  24. };
  25. atd {
  26. nvidia,pins = "atd", "ate", "gmb", "gmd", "gpu",
  27. "spia", "spib", "spic";
  28. nvidia,function = "gmi";
  29. };
  30. cdev1 {
  31. nvidia,pins = "cdev1";
  32. nvidia,function = "plla_out";
  33. };
  34. cdev2 {
  35. nvidia,pins = "cdev2";
  36. nvidia,function = "pllp_out4";
  37. };
  38. crtp {
  39. nvidia,pins = "crtp";
  40. nvidia,function = "crt";
  41. };
  42. csus {
  43. nvidia,pins = "csus";
  44. nvidia,function = "vi_sensor_clk";
  45. };
  46. dap1 {
  47. nvidia,pins = "dap1";
  48. nvidia,function = "dap1";
  49. };
  50. dap2 {
  51. nvidia,pins = "dap2";
  52. nvidia,function = "dap2";
  53. };
  54. dap3 {
  55. nvidia,pins = "dap3";
  56. nvidia,function = "dap3";
  57. };
  58. dap4 {
  59. nvidia,pins = "dap4";
  60. nvidia,function = "dap4";
  61. };
  62. ddc {
  63. nvidia,pins = "ddc";
  64. nvidia,function = "i2c2";
  65. };
  66. dta {
  67. nvidia,pins = "dta", "dtd";
  68. nvidia,function = "sdio2";
  69. };
  70. dtb {
  71. nvidia,pins = "dtb", "dtc", "dte";
  72. nvidia,function = "rsvd1";
  73. };
  74. dtf {
  75. nvidia,pins = "dtf";
  76. nvidia,function = "i2c3";
  77. };
  78. gmc {
  79. nvidia,pins = "gmc";
  80. nvidia,function = "uartd";
  81. };
  82. gpu7 {
  83. nvidia,pins = "gpu7";
  84. nvidia,function = "rtck";
  85. };
  86. gpv {
  87. nvidia,pins = "gpv", "slxa", "slxk";
  88. nvidia,function = "pcie";
  89. };
  90. hdint {
  91. nvidia,pins = "hdint", "pta";
  92. nvidia,function = "hdmi";
  93. };
  94. i2cp {
  95. nvidia,pins = "i2cp";
  96. nvidia,function = "i2cp";
  97. };
  98. irrx {
  99. nvidia,pins = "irrx", "irtx";
  100. nvidia,function = "uarta";
  101. };
  102. kbca {
  103. nvidia,pins = "kbca", "kbcb", "kbcc", "kbcd",
  104. "kbce", "kbcf";
  105. nvidia,function = "kbc";
  106. };
  107. lcsn {
  108. nvidia,pins = "lcsn", "ld0", "ld1", "ld2",
  109. "ld3", "ld4", "ld5", "ld6", "ld7",
  110. "ld8", "ld9", "ld10", "ld11", "ld12",
  111. "ld13", "ld14", "ld15", "ld16", "ld17",
  112. "ldc", "ldi", "lhp0", "lhp1", "lhp2",
  113. "lhs", "lm0", "lm1", "lpp", "lpw0",
  114. "lpw1", "lpw2", "lsc0", "lsc1", "lsck",
  115. "lsda", "lsdi", "lspi", "lvp0", "lvp1",
  116. "lvs";
  117. nvidia,function = "displaya";
  118. };
  119. owc {
  120. nvidia,pins = "owc", "spdi", "spdo", "uac";
  121. nvidia,function = "rsvd2";
  122. };
  123. pmc {
  124. nvidia,pins = "pmc";
  125. nvidia,function = "pwr_on";
  126. };
  127. rm {
  128. nvidia,pins = "rm";
  129. nvidia,function = "i2c1";
  130. };
  131. sdb {
  132. nvidia,pins = "sdb", "sdc", "sdd";
  133. nvidia,function = "pwm";
  134. };
  135. sdio1 {
  136. nvidia,pins = "sdio1";
  137. nvidia,function = "sdio1";
  138. };
  139. slxc {
  140. nvidia,pins = "slxc", "slxd";
  141. nvidia,function = "spdif";
  142. };
  143. spid {
  144. nvidia,pins = "spid", "spie", "spif";
  145. nvidia,function = "spi1";
  146. };
  147. spig {
  148. nvidia,pins = "spig", "spih";
  149. nvidia,function = "spi2_alt";
  150. };
  151. uaa {
  152. nvidia,pins = "uaa", "uab", "uda";
  153. nvidia,function = "ulpi";
  154. };
  155. uad {
  156. nvidia,pins = "uad";
  157. nvidia,function = "irda";
  158. };
  159. uca {
  160. nvidia,pins = "uca", "ucb";
  161. nvidia,function = "uartc";
  162. };
  163. conf_ata {
  164. nvidia,pins = "ata", "atb", "atc", "atd", "ate",
  165. "cdev1", "dap1", "dtb", "gma", "gmb",
  166. "gmc", "gmd", "gme", "gpu7", "gpv",
  167. "i2cp", "pta", "rm", "slxa", "slxk",
  168. "spia", "spib";
  169. nvidia,pull = <0>;
  170. nvidia,tristate = <0>;
  171. };
  172. conf_cdev2 {
  173. nvidia,pins = "cdev2", "csus", "spid", "spif";
  174. nvidia,pull = <1>;
  175. nvidia,tristate = <1>;
  176. };
  177. conf_ck32 {
  178. nvidia,pins = "ck32", "ddrc", "pmca", "pmcb",
  179. "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
  180. nvidia,pull = <0>;
  181. };
  182. conf_crtp {
  183. nvidia,pins = "crtp", "dap2", "dap3", "dap4",
  184. "dtc", "dte", "dtf", "gpu", "sdio1",
  185. "slxc", "slxd", "spdi", "spdo", "spig",
  186. "uac", "uda";
  187. nvidia,pull = <0>;
  188. nvidia,tristate = <1>;
  189. };
  190. conf_ddc {
  191. nvidia,pins = "ddc", "dta", "dtd", "kbca",
  192. "kbcb", "kbcc", "kbcd", "kbce", "kbcf",
  193. "sdc";
  194. nvidia,pull = <2>;
  195. nvidia,tristate = <0>;
  196. };
  197. conf_hdint {
  198. nvidia,pins = "hdint", "lcsn", "ldc", "lm1",
  199. "lpw1", "lsc1", "lsck", "lsda", "lsdi",
  200. "lvp0", "owc", "sdb";
  201. nvidia,tristate = <1>;
  202. };
  203. conf_irrx {
  204. nvidia,pins = "irrx", "irtx", "sdd", "spic",
  205. "spie", "spih", "uaa", "uab", "uad",
  206. "uca", "ucb";
  207. nvidia,pull = <2>;
  208. nvidia,tristate = <1>;
  209. };
  210. conf_lc {
  211. nvidia,pins = "lc", "ls";
  212. nvidia,pull = <2>;
  213. };
  214. conf_ld0 {
  215. nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
  216. "ld5", "ld6", "ld7", "ld8", "ld9",
  217. "ld10", "ld11", "ld12", "ld13", "ld14",
  218. "ld15", "ld16", "ld17", "ldi", "lhp0",
  219. "lhp1", "lhp2", "lhs", "lm0", "lpp",
  220. "lpw0", "lpw2", "lsc0", "lspi", "lvp1",
  221. "lvs", "pmc";
  222. nvidia,tristate = <0>;
  223. };
  224. conf_ld17_0 {
  225. nvidia,pins = "ld17_0", "ld19_18", "ld21_20",
  226. "ld23_22";
  227. nvidia,pull = <1>;
  228. };
  229. };
  230. };
  231. pmc@7000f400 {
  232. nvidia,invert-interrupt;
  233. };
  234. i2c@7000c000 {
  235. clock-frequency = <400000>;
  236. wm8903: wm8903@1a {
  237. compatible = "wlf,wm8903";
  238. reg = <0x1a>;
  239. interrupt-parent = <&gpio>;
  240. interrupts = < 187 0x04 >;
  241. gpio-controller;
  242. #gpio-cells = <2>;
  243. micdet-cfg = <0>;
  244. micdet-delay = <100>;
  245. gpio-cfg = < 0xffffffff 0xffffffff 0 0xffffffff 0xffffffff >;
  246. };
  247. };
  248. i2c@7000c400 {
  249. clock-frequency = <400000>;
  250. };
  251. i2c@7000c500 {
  252. clock-frequency = <400000>;
  253. };
  254. i2c@7000d000 {
  255. clock-frequency = <400000>;
  256. };
  257. i2s@70002a00 {
  258. status = "disable";
  259. };
  260. sound {
  261. compatible = "nvidia,tegra-audio-wm8903-harmony",
  262. "nvidia,tegra-audio-wm8903";
  263. nvidia,model = "NVIDIA Tegra Harmony";
  264. nvidia,audio-routing =
  265. "Headphone Jack", "HPOUTR",
  266. "Headphone Jack", "HPOUTL",
  267. "Int Spk", "ROP",
  268. "Int Spk", "RON",
  269. "Int Spk", "LOP",
  270. "Int Spk", "LON",
  271. "Mic Jack", "MICBIAS",
  272. "IN1L", "Mic Jack";
  273. nvidia,i2s-controller = <&tegra_i2s1>;
  274. nvidia,audio-codec = <&wm8903>;
  275. nvidia,spkr-en-gpios = <&wm8903 2 0>;
  276. nvidia,hp-det-gpios = <&gpio 178 0>; /* gpio PW2 */
  277. nvidia,int-mic-en-gpios = <&gpio 184 0>; /*gpio PX0 */
  278. nvidia,ext-mic-en-gpios = <&gpio 185 0>; /* gpio PX1 */
  279. };
  280. serial@70006000 {
  281. status = "disable";
  282. };
  283. serial@70006040 {
  284. status = "disable";
  285. };
  286. serial@70006200 {
  287. status = "disable";
  288. };
  289. serial@70006300 {
  290. clock-frequency = < 216000000 >;
  291. };
  292. serial@70006400 {
  293. status = "disable";
  294. };
  295. sdhci@c8000000 {
  296. status = "disable";
  297. };
  298. sdhci@c8000200 {
  299. cd-gpios = <&gpio 69 0>; /* gpio PI5 */
  300. wp-gpios = <&gpio 57 0>; /* gpio PH1 */
  301. power-gpios = <&gpio 155 0>; /* gpio PT3 */
  302. };
  303. sdhci@c8000400 {
  304. status = "disable";
  305. };
  306. sdhci@c8000600 {
  307. cd-gpios = <&gpio 58 0>; /* gpio PH2 */
  308. wp-gpios = <&gpio 59 0>; /* gpio PH3 */
  309. power-gpios = <&gpio 70 0>; /* gpio PI6 */
  310. support-8bit;
  311. };
  312. };