mpc8349emitxgp.dts 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185
  1. /*
  2. * MPC8349E-mITX-GP Device Tree Source
  3. *
  4. * Copyright 2007 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. / {
  12. model = "MPC8349EMITXGP";
  13. compatible = "MPC8349EMITXGP", "MPC834xMITX", "MPC83xxMITX";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. cpus {
  17. #address-cells = <1>;
  18. #size-cells = <0>;
  19. PowerPC,8349@0 {
  20. device_type = "cpu";
  21. reg = <0>;
  22. d-cache-line-size = <20>;
  23. i-cache-line-size = <20>;
  24. d-cache-size = <8000>;
  25. i-cache-size = <8000>;
  26. timebase-frequency = <0>; // from bootloader
  27. bus-frequency = <0>; // from bootloader
  28. clock-frequency = <0>; // from bootloader
  29. };
  30. };
  31. memory {
  32. device_type = "memory";
  33. reg = <00000000 10000000>;
  34. };
  35. soc8349@e0000000 {
  36. #address-cells = <1>;
  37. #size-cells = <1>;
  38. device_type = "soc";
  39. ranges = <0 e0000000 00100000>;
  40. reg = <e0000000 00000200>;
  41. bus-frequency = <0>; // from bootloader
  42. wdt@200 {
  43. device_type = "watchdog";
  44. compatible = "mpc83xx_wdt";
  45. reg = <200 100>;
  46. };
  47. i2c@3000 {
  48. #address-cells = <1>;
  49. #size-cells = <0>;
  50. cell-index = <0>;
  51. compatible = "fsl-i2c";
  52. reg = <3000 100>;
  53. interrupts = <e 8>;
  54. interrupt-parent = < &ipic >;
  55. dfsrr;
  56. };
  57. i2c@3100 {
  58. #address-cells = <1>;
  59. #size-cells = <0>;
  60. cell-index = <1>;
  61. compatible = "fsl-i2c";
  62. reg = <3100 100>;
  63. interrupts = <f 8>;
  64. interrupt-parent = < &ipic >;
  65. dfsrr;
  66. };
  67. spi@7000 {
  68. device_type = "spi";
  69. compatible = "fsl_spi";
  70. reg = <7000 1000>;
  71. interrupts = <10 8>;
  72. interrupt-parent = < &ipic >;
  73. mode = "cpu";
  74. };
  75. usb@23000 {
  76. device_type = "usb";
  77. compatible = "fsl-usb2-dr";
  78. reg = <23000 1000>;
  79. #address-cells = <1>;
  80. #size-cells = <0>;
  81. interrupt-parent = < &ipic >;
  82. interrupts = <26 8>;
  83. dr_mode = "otg";
  84. phy_type = "ulpi";
  85. };
  86. mdio@24520 {
  87. device_type = "mdio";
  88. compatible = "gianfar";
  89. reg = <24520 20>;
  90. #address-cells = <1>;
  91. #size-cells = <0>;
  92. /* Vitesse 8201 */
  93. phy1c: ethernet-phy@1c {
  94. interrupt-parent = < &ipic >;
  95. interrupts = <12 8>;
  96. reg = <1c>;
  97. device_type = "ethernet-phy";
  98. };
  99. };
  100. ethernet@24000 {
  101. device_type = "network";
  102. model = "TSEC";
  103. compatible = "gianfar";
  104. reg = <24000 1000>;
  105. local-mac-address = [ 00 00 00 00 00 00 ];
  106. interrupts = <20 8 21 8 22 8>;
  107. interrupt-parent = < &ipic >;
  108. phy-handle = < &phy1c >;
  109. linux,network-index = <0>;
  110. };
  111. serial@4500 {
  112. device_type = "serial";
  113. compatible = "ns16550";
  114. reg = <4500 100>;
  115. clock-frequency = <0>; // from bootloader
  116. interrupts = <9 8>;
  117. interrupt-parent = < &ipic >;
  118. };
  119. serial@4600 {
  120. device_type = "serial";
  121. compatible = "ns16550";
  122. reg = <4600 100>;
  123. clock-frequency = <0>; // from bootloader
  124. interrupts = <a 8>;
  125. interrupt-parent = < &ipic >;
  126. };
  127. crypto@30000 {
  128. device_type = "crypto";
  129. model = "SEC2";
  130. compatible = "talitos";
  131. reg = <30000 10000>;
  132. interrupts = <b 8>;
  133. interrupt-parent = < &ipic >;
  134. num-channels = <4>;
  135. channel-fifo-len = <18>;
  136. exec-units-mask = <0000007e>;
  137. descriptor-types-mask = <01010ebf>;
  138. };
  139. ipic: pic@700 {
  140. interrupt-controller;
  141. #address-cells = <0>;
  142. #interrupt-cells = <2>;
  143. reg = <700 100>;
  144. device_type = "ipic";
  145. };
  146. };
  147. pci@e0008600 {
  148. interrupt-map-mask = <f800 0 0 7>;
  149. interrupt-map = <
  150. /* IDSEL 0x0F - PCI Slot */
  151. 7800 0 0 1 &ipic 14 8 /* PCI_INTA */
  152. 7800 0 0 2 &ipic 15 8 /* PCI_INTB */
  153. >;
  154. interrupt-parent = < &ipic >;
  155. interrupts = <43 8>;
  156. bus-range = <1 1>;
  157. ranges = <42000000 0 a0000000 a0000000 0 10000000
  158. 02000000 0 b0000000 b0000000 0 10000000
  159. 01000000 0 00000000 e3000000 0 01000000>;
  160. clock-frequency = <3f940aa>;
  161. #interrupt-cells = <1>;
  162. #size-cells = <2>;
  163. #address-cells = <3>;
  164. reg = <e0008600 100>;
  165. compatible = "fsl,mpc8349-pci";
  166. device_type = "pci";
  167. };
  168. };