Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: ec2d987f98
Branches Tags
linux-vybrid_pu...
/
arch
/
sh
/
Kconfig.cpu

Kconfig.cpu 2.7 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115 
  1. menu "Processor features"
    2. 

  2. 

  3. choice
    4. 

  4. 	prompt "Endianess selection" 
    5. 

  5. 	default CPU_LITTLE_ENDIAN
    6. 

  6. 	help
    7. 

  7. 	  Some SuperH machines can be configured for either little or big
    8. 

  8. 	  endian byte order. These modes require different kernels.
    9. 

  9. 

  10. config CPU_LITTLE_ENDIAN
    11. 

  11. 	bool "Little Endian"
    12. 

  12. 

  13. config CPU_BIG_ENDIAN
    14. 

  14. 	bool "Big Endian"
    15. 

  15. 

  16. endchoice
    17. 

  17. 

  18. config SH_FPU
    19. 

  19. 	def_bool y
    20. 

  20. 	prompt "FPU support"
    21. 

  21. 	depends on CPU_HAS_FPU
    22. 

  22. 	help
    23. 

  23. 	  Selecting this option will enable support for SH processors that
    24. 

  24. 	  have FPU units (ie, SH77xx).
    25. 

  25. 

  26. 	  This option must be set in order to enable the FPU.
    27. 

  27. 

  28. config SH64_FPU_DENORM_FLUSH
    29. 

  29. 	bool "Flush floating point denorms to zero"
    30. 

  30. 	depends on SH_FPU && SUPERH64
    31. 

  31. 

  32. config SH_FPU_EMU
    33. 

  33. 	def_bool n
    34. 

  34. 	prompt "FPU emulation support"
    35. 

  35. 	depends on !SH_FPU && EXPERIMENTAL
    36. 

  36. 	help
    37. 

  37. 	  Selecting this option will enable support for software FPU emulation.
    38. 

  38. 	  Most SH-3 users will want to say Y here, whereas most SH-4 users will
    39. 

  39. 	  want to say N.
    40. 

  40. 

  41. config SH_DSP
    42. 

  42. 	def_bool y
    43. 

  43. 	prompt "DSP support"
    44. 

  44. 	depends on CPU_HAS_DSP
    45. 

  45. 	help
    46. 

  46. 	  Selecting this option will enable support for SH processors that
    47. 

  47. 	  have DSP units (ie, SH2-DSP, SH3-DSP, and SH4AL-DSP).
    48. 

  48. 

  49. 	  This option must be set in order to enable the DSP.
    50. 

  50. 

  51. config SH_ADC
    52. 

  52. 	def_bool y
    53. 

  53. 	prompt "ADC support"
    54. 

  54. 	depends on CPU_SH3
    55. 

  55. 	help
    56. 

  56. 	  Selecting this option will allow the Linux kernel to use SH3 on-chip
    57. 

  57. 	  ADC module.
    58. 

  58. 

  59. 	  If unsure, say N.
    60. 

  60. 

  61. config SH_STORE_QUEUES
    62. 

  62. 	bool "Support for Store Queues"
    63. 

  63. 	depends on CPU_SH4
    64. 

  64. 	help
    65. 

  65. 	  Selecting this option will enable an in-kernel API for manipulating
    66. 

  66. 	  the store queues integrated in the SH-4 processors.
    67. 

  67. 

  68. config SPECULATIVE_EXECUTION
    69. 

  69. 	bool "Speculative subroutine return"
    70. 

  70. 	depends on CPU_SUBTYPE_SH7780 && EXPERIMENTAL
    71. 

  71. 	help
    72. 

  72. 	  This enables support for a speculative instruction fetch for
    73. 

  73. 	  subroutine return. There are various pitfalls associated with
    74. 

  74. 	  this, as outlined in the SH7780 hardware manual.
    75. 

  75. 

  76. 	  If unsure, say N.
    77. 

  77. 

  78. config SH64_USER_MISALIGNED_FIXUP
    79. 

  79. 	def_bool y
    80. 

  80. 	prompt "Fixup misaligned loads/stores occurring in user mode"
    81. 

  81. 	depends on SUPERH64
    82. 

  82. 

  83. config SH64_ID2815_WORKAROUND
    84. 

  84. 	bool "Include workaround for SH5-101 cut2 silicon defect ID2815"
    85. 

  85. 	depends on CPU_SUBTYPE_SH5_101
    86. 

  86. 

  87. config CPU_HAS_INTEVT
    88. 

  88. 	bool
    89. 

  89. 

  90. config CPU_HAS_MASKREG_IRQ
    91. 

  91. 	bool
    92. 

  92. 

  93. config CPU_HAS_IPR_IRQ
    94. 

  94. 	bool
    95. 

  95. 

  96. config CPU_HAS_SR_RB
    97. 

  97. 	bool
    98. 

  98. 	help
    99. 

  99. 	  This will enable the use of SR.RB register bank usage. Processors
    100. 

  100. 	  that are lacking this bit must have another method in place for
    101. 

  101. 	  accomplishing what is taken care of by the banked registers.
    102. 

  102. 

  103. 	  See <file:Documentation/sh/register-banks.txt> for further
    104. 

  104. 	  information on SR.RB and register banking in the kernel in general.
    105. 

  105. 

  106. config CPU_HAS_PTEA
    107. 

  107. 	bool
    108. 

  108. 

  109. config CPU_HAS_DSP
    110. 

  110. 	bool
    111. 

  111. 

  112. config CPU_HAS_FPU
    113. 

  113. 	bool
    114. 

  114. 

  115. endmenu
    116.