be_main.c 50 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963
  1. /*
  2. * Copyright (C) 2005 - 2009 ServerEngines
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License version 2
  7. * as published by the Free Software Foundation. The full GNU General
  8. * Public License is included in this distribution in the file called COPYING.
  9. *
  10. * Contact Information:
  11. * linux-drivers@serverengines.com
  12. *
  13. * ServerEngines
  14. * 209 N. Fair Oaks Ave
  15. * Sunnyvale, CA 94085
  16. */
  17. #include "be.h"
  18. #include <asm/div64.h>
  19. MODULE_VERSION(DRV_VER);
  20. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  21. MODULE_DESCRIPTION(DRV_DESC " " DRV_VER);
  22. MODULE_AUTHOR("ServerEngines Corporation");
  23. MODULE_LICENSE("GPL");
  24. static unsigned int rx_frag_size = 2048;
  25. module_param(rx_frag_size, uint, S_IRUGO);
  26. MODULE_PARM_DESC(rx_frag_size, "Size of a fragment that holds rcvd data.");
  27. static DEFINE_PCI_DEVICE_TABLE(be_dev_ids) = {
  28. { PCI_DEVICE(BE_VENDOR_ID, BE_DEVICE_ID1) },
  29. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID1) },
  30. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID2) },
  31. { 0 }
  32. };
  33. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  34. static void be_queue_free(struct be_adapter *adapter, struct be_queue_info *q)
  35. {
  36. struct be_dma_mem *mem = &q->dma_mem;
  37. if (mem->va)
  38. pci_free_consistent(adapter->pdev, mem->size,
  39. mem->va, mem->dma);
  40. }
  41. static int be_queue_alloc(struct be_adapter *adapter, struct be_queue_info *q,
  42. u16 len, u16 entry_size)
  43. {
  44. struct be_dma_mem *mem = &q->dma_mem;
  45. memset(q, 0, sizeof(*q));
  46. q->len = len;
  47. q->entry_size = entry_size;
  48. mem->size = len * entry_size;
  49. mem->va = pci_alloc_consistent(adapter->pdev, mem->size, &mem->dma);
  50. if (!mem->va)
  51. return -1;
  52. memset(mem->va, 0, mem->size);
  53. return 0;
  54. }
  55. static inline void *queue_head_node(struct be_queue_info *q)
  56. {
  57. return q->dma_mem.va + q->head * q->entry_size;
  58. }
  59. static inline void *queue_tail_node(struct be_queue_info *q)
  60. {
  61. return q->dma_mem.va + q->tail * q->entry_size;
  62. }
  63. static inline void queue_head_inc(struct be_queue_info *q)
  64. {
  65. index_inc(&q->head, q->len);
  66. }
  67. static inline void queue_tail_inc(struct be_queue_info *q)
  68. {
  69. index_inc(&q->tail, q->len);
  70. }
  71. static void be_intr_set(struct be_ctrl_info *ctrl, bool enable)
  72. {
  73. u8 __iomem *addr = ctrl->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET;
  74. u32 reg = ioread32(addr);
  75. u32 enabled = reg & MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  76. if (!enabled && enable) {
  77. reg |= MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  78. } else if (enabled && !enable) {
  79. reg &= ~MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  80. } else {
  81. printk(KERN_WARNING DRV_NAME
  82. ": bad value in membar_int_ctrl reg=0x%x\n", reg);
  83. return;
  84. }
  85. iowrite32(reg, addr);
  86. }
  87. static void be_rxq_notify(struct be_ctrl_info *ctrl, u16 qid, u16 posted)
  88. {
  89. u32 val = 0;
  90. val |= qid & DB_RQ_RING_ID_MASK;
  91. val |= posted << DB_RQ_NUM_POSTED_SHIFT;
  92. iowrite32(val, ctrl->db + DB_RQ_OFFSET);
  93. }
  94. static void be_txq_notify(struct be_ctrl_info *ctrl, u16 qid, u16 posted)
  95. {
  96. u32 val = 0;
  97. val |= qid & DB_TXULP_RING_ID_MASK;
  98. val |= (posted & DB_TXULP_NUM_POSTED_MASK) << DB_TXULP_NUM_POSTED_SHIFT;
  99. iowrite32(val, ctrl->db + DB_TXULP1_OFFSET);
  100. }
  101. static void be_eq_notify(struct be_ctrl_info *ctrl, u16 qid,
  102. bool arm, bool clear_int, u16 num_popped)
  103. {
  104. u32 val = 0;
  105. val |= qid & DB_EQ_RING_ID_MASK;
  106. if (arm)
  107. val |= 1 << DB_EQ_REARM_SHIFT;
  108. if (clear_int)
  109. val |= 1 << DB_EQ_CLR_SHIFT;
  110. val |= 1 << DB_EQ_EVNT_SHIFT;
  111. val |= num_popped << DB_EQ_NUM_POPPED_SHIFT;
  112. iowrite32(val, ctrl->db + DB_EQ_OFFSET);
  113. }
  114. static void be_cq_notify(struct be_ctrl_info *ctrl, u16 qid,
  115. bool arm, u16 num_popped)
  116. {
  117. u32 val = 0;
  118. val |= qid & DB_CQ_RING_ID_MASK;
  119. if (arm)
  120. val |= 1 << DB_CQ_REARM_SHIFT;
  121. val |= num_popped << DB_CQ_NUM_POPPED_SHIFT;
  122. iowrite32(val, ctrl->db + DB_CQ_OFFSET);
  123. }
  124. static int be_mac_addr_set(struct net_device *netdev, void *p)
  125. {
  126. struct be_adapter *adapter = netdev_priv(netdev);
  127. struct sockaddr *addr = p;
  128. int status = 0;
  129. if (netif_running(netdev)) {
  130. status = be_cmd_pmac_del(&adapter->ctrl, adapter->if_handle,
  131. adapter->pmac_id);
  132. if (status)
  133. return status;
  134. status = be_cmd_pmac_add(&adapter->ctrl, (u8 *)addr->sa_data,
  135. adapter->if_handle, &adapter->pmac_id);
  136. }
  137. if (!status)
  138. memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
  139. return status;
  140. }
  141. static void netdev_stats_update(struct be_adapter *adapter)
  142. {
  143. struct be_hw_stats *hw_stats = hw_stats_from_cmd(adapter->stats.cmd.va);
  144. struct be_rxf_stats *rxf_stats = &hw_stats->rxf;
  145. struct be_port_rxf_stats *port_stats =
  146. &rxf_stats->port[adapter->port_num];
  147. struct net_device_stats *dev_stats = &adapter->stats.net_stats;
  148. dev_stats->rx_packets = port_stats->rx_total_frames;
  149. dev_stats->tx_packets = port_stats->tx_unicastframes +
  150. port_stats->tx_multicastframes + port_stats->tx_broadcastframes;
  151. dev_stats->rx_bytes = (u64) port_stats->rx_bytes_msd << 32 |
  152. (u64) port_stats->rx_bytes_lsd;
  153. dev_stats->tx_bytes = (u64) port_stats->tx_bytes_msd << 32 |
  154. (u64) port_stats->tx_bytes_lsd;
  155. /* bad pkts received */
  156. dev_stats->rx_errors = port_stats->rx_crc_errors +
  157. port_stats->rx_alignment_symbol_errors +
  158. port_stats->rx_in_range_errors +
  159. port_stats->rx_out_range_errors + port_stats->rx_frame_too_long;
  160. /* packet transmit problems */
  161. dev_stats->tx_errors = 0;
  162. /* no space in linux buffers */
  163. dev_stats->rx_dropped = 0;
  164. /* no space available in linux */
  165. dev_stats->tx_dropped = 0;
  166. dev_stats->multicast = port_stats->tx_multicastframes;
  167. dev_stats->collisions = 0;
  168. /* detailed rx errors */
  169. dev_stats->rx_length_errors = port_stats->rx_in_range_errors +
  170. port_stats->rx_out_range_errors + port_stats->rx_frame_too_long;
  171. /* receive ring buffer overflow */
  172. dev_stats->rx_over_errors = 0;
  173. dev_stats->rx_crc_errors = port_stats->rx_crc_errors;
  174. /* frame alignment errors */
  175. dev_stats->rx_frame_errors = port_stats->rx_alignment_symbol_errors;
  176. /* receiver fifo overrun */
  177. /* drops_no_pbuf is no per i/f, it's per BE card */
  178. dev_stats->rx_fifo_errors = port_stats->rx_fifo_overflow +
  179. port_stats->rx_input_fifo_overflow +
  180. rxf_stats->rx_drops_no_pbuf;
  181. /* receiver missed packetd */
  182. dev_stats->rx_missed_errors = 0;
  183. /* detailed tx_errors */
  184. dev_stats->tx_aborted_errors = 0;
  185. dev_stats->tx_carrier_errors = 0;
  186. dev_stats->tx_fifo_errors = 0;
  187. dev_stats->tx_heartbeat_errors = 0;
  188. dev_stats->tx_window_errors = 0;
  189. }
  190. static void be_link_status_update(struct be_adapter *adapter)
  191. {
  192. struct be_link_info *prev = &adapter->link;
  193. struct be_link_info now = { 0 };
  194. struct net_device *netdev = adapter->netdev;
  195. be_cmd_link_status_query(&adapter->ctrl, &now);
  196. /* If link came up or went down */
  197. if (now.speed != prev->speed && (now.speed == PHY_LINK_SPEED_ZERO ||
  198. prev->speed == PHY_LINK_SPEED_ZERO)) {
  199. if (now.speed == PHY_LINK_SPEED_ZERO) {
  200. netif_stop_queue(netdev);
  201. netif_carrier_off(netdev);
  202. printk(KERN_INFO "%s: Link down\n", netdev->name);
  203. } else {
  204. netif_start_queue(netdev);
  205. netif_carrier_on(netdev);
  206. printk(KERN_INFO "%s: Link up\n", netdev->name);
  207. }
  208. }
  209. *prev = now;
  210. }
  211. /* Update the EQ delay n BE based on the RX frags consumed / sec */
  212. static void be_rx_eqd_update(struct be_adapter *adapter)
  213. {
  214. struct be_ctrl_info *ctrl = &adapter->ctrl;
  215. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  216. struct be_drvr_stats *stats = &adapter->stats.drvr_stats;
  217. ulong now = jiffies;
  218. u32 eqd;
  219. if (!rx_eq->enable_aic)
  220. return;
  221. /* Wrapped around */
  222. if (time_before(now, stats->rx_fps_jiffies)) {
  223. stats->rx_fps_jiffies = now;
  224. return;
  225. }
  226. /* Update once a second */
  227. if ((now - stats->rx_fps_jiffies) < HZ)
  228. return;
  229. stats->be_rx_fps = (stats->be_rx_frags - stats->be_prev_rx_frags) /
  230. ((now - stats->rx_fps_jiffies) / HZ);
  231. stats->rx_fps_jiffies = now;
  232. stats->be_prev_rx_frags = stats->be_rx_frags;
  233. eqd = stats->be_rx_fps / 110000;
  234. eqd = eqd << 3;
  235. if (eqd > rx_eq->max_eqd)
  236. eqd = rx_eq->max_eqd;
  237. if (eqd < rx_eq->min_eqd)
  238. eqd = rx_eq->min_eqd;
  239. if (eqd < 10)
  240. eqd = 0;
  241. if (eqd != rx_eq->cur_eqd)
  242. be_cmd_modify_eqd(ctrl, rx_eq->q.id, eqd);
  243. rx_eq->cur_eqd = eqd;
  244. }
  245. static struct net_device_stats *be_get_stats(struct net_device *dev)
  246. {
  247. struct be_adapter *adapter = netdev_priv(dev);
  248. return &adapter->stats.net_stats;
  249. }
  250. static u32 be_calc_rate(u64 bytes, unsigned long ticks)
  251. {
  252. u64 rate = bytes;
  253. do_div(rate, ticks / HZ);
  254. rate <<= 3; /* bytes/sec -> bits/sec */
  255. do_div(rate, 1000000ul); /* MB/Sec */
  256. return rate;
  257. }
  258. static void be_tx_rate_update(struct be_adapter *adapter)
  259. {
  260. struct be_drvr_stats *stats = drvr_stats(adapter);
  261. ulong now = jiffies;
  262. /* Wrapped around? */
  263. if (time_before(now, stats->be_tx_jiffies)) {
  264. stats->be_tx_jiffies = now;
  265. return;
  266. }
  267. /* Update tx rate once in two seconds */
  268. if ((now - stats->be_tx_jiffies) > 2 * HZ) {
  269. stats->be_tx_rate = be_calc_rate(stats->be_tx_bytes
  270. - stats->be_tx_bytes_prev,
  271. now - stats->be_tx_jiffies);
  272. stats->be_tx_jiffies = now;
  273. stats->be_tx_bytes_prev = stats->be_tx_bytes;
  274. }
  275. }
  276. static void be_tx_stats_update(struct be_adapter *adapter,
  277. u32 wrb_cnt, u32 copied, bool stopped)
  278. {
  279. struct be_drvr_stats *stats = drvr_stats(adapter);
  280. stats->be_tx_reqs++;
  281. stats->be_tx_wrbs += wrb_cnt;
  282. stats->be_tx_bytes += copied;
  283. if (stopped)
  284. stats->be_tx_stops++;
  285. }
  286. /* Determine number of WRB entries needed to xmit data in an skb */
  287. static u32 wrb_cnt_for_skb(struct sk_buff *skb, bool *dummy)
  288. {
  289. int cnt = (skb->len > skb->data_len);
  290. cnt += skb_shinfo(skb)->nr_frags;
  291. /* to account for hdr wrb */
  292. cnt++;
  293. if (cnt & 1) {
  294. /* add a dummy to make it an even num */
  295. cnt++;
  296. *dummy = true;
  297. } else
  298. *dummy = false;
  299. BUG_ON(cnt > BE_MAX_TX_FRAG_COUNT);
  300. return cnt;
  301. }
  302. static inline void wrb_fill(struct be_eth_wrb *wrb, u64 addr, int len)
  303. {
  304. wrb->frag_pa_hi = upper_32_bits(addr);
  305. wrb->frag_pa_lo = addr & 0xFFFFFFFF;
  306. wrb->frag_len = len & ETH_WRB_FRAG_LEN_MASK;
  307. }
  308. static void wrb_fill_hdr(struct be_eth_hdr_wrb *hdr, struct sk_buff *skb,
  309. bool vlan, u32 wrb_cnt, u32 len)
  310. {
  311. memset(hdr, 0, sizeof(*hdr));
  312. AMAP_SET_BITS(struct amap_eth_hdr_wrb, crc, hdr, 1);
  313. if (skb_shinfo(skb)->gso_segs > 1 && skb_shinfo(skb)->gso_size) {
  314. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso, hdr, 1);
  315. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso_mss,
  316. hdr, skb_shinfo(skb)->gso_size);
  317. } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
  318. if (is_tcp_pkt(skb))
  319. AMAP_SET_BITS(struct amap_eth_hdr_wrb, tcpcs, hdr, 1);
  320. else if (is_udp_pkt(skb))
  321. AMAP_SET_BITS(struct amap_eth_hdr_wrb, udpcs, hdr, 1);
  322. }
  323. if (vlan && vlan_tx_tag_present(skb)) {
  324. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan, hdr, 1);
  325. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan_tag,
  326. hdr, vlan_tx_tag_get(skb));
  327. }
  328. AMAP_SET_BITS(struct amap_eth_hdr_wrb, event, hdr, 1);
  329. AMAP_SET_BITS(struct amap_eth_hdr_wrb, complete, hdr, 1);
  330. AMAP_SET_BITS(struct amap_eth_hdr_wrb, num_wrb, hdr, wrb_cnt);
  331. AMAP_SET_BITS(struct amap_eth_hdr_wrb, len, hdr, len);
  332. }
  333. static int make_tx_wrbs(struct be_adapter *adapter,
  334. struct sk_buff *skb, u32 wrb_cnt, bool dummy_wrb)
  335. {
  336. u64 busaddr;
  337. u32 i, copied = 0;
  338. struct pci_dev *pdev = adapter->pdev;
  339. struct sk_buff *first_skb = skb;
  340. struct be_queue_info *txq = &adapter->tx_obj.q;
  341. struct be_eth_wrb *wrb;
  342. struct be_eth_hdr_wrb *hdr;
  343. atomic_add(wrb_cnt, &txq->used);
  344. hdr = queue_head_node(txq);
  345. queue_head_inc(txq);
  346. if (skb->len > skb->data_len) {
  347. int len = skb->len - skb->data_len;
  348. busaddr = pci_map_single(pdev, skb->data, len,
  349. PCI_DMA_TODEVICE);
  350. wrb = queue_head_node(txq);
  351. wrb_fill(wrb, busaddr, len);
  352. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  353. queue_head_inc(txq);
  354. copied += len;
  355. }
  356. for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
  357. struct skb_frag_struct *frag =
  358. &skb_shinfo(skb)->frags[i];
  359. busaddr = pci_map_page(pdev, frag->page,
  360. frag->page_offset,
  361. frag->size, PCI_DMA_TODEVICE);
  362. wrb = queue_head_node(txq);
  363. wrb_fill(wrb, busaddr, frag->size);
  364. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  365. queue_head_inc(txq);
  366. copied += frag->size;
  367. }
  368. if (dummy_wrb) {
  369. wrb = queue_head_node(txq);
  370. wrb_fill(wrb, 0, 0);
  371. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  372. queue_head_inc(txq);
  373. }
  374. wrb_fill_hdr(hdr, first_skb, adapter->vlan_grp ? true : false,
  375. wrb_cnt, copied);
  376. be_dws_cpu_to_le(hdr, sizeof(*hdr));
  377. return copied;
  378. }
  379. static int be_xmit(struct sk_buff *skb, struct net_device *netdev)
  380. {
  381. struct be_adapter *adapter = netdev_priv(netdev);
  382. struct be_tx_obj *tx_obj = &adapter->tx_obj;
  383. struct be_queue_info *txq = &tx_obj->q;
  384. u32 wrb_cnt = 0, copied = 0;
  385. u32 start = txq->head;
  386. bool dummy_wrb, stopped = false;
  387. wrb_cnt = wrb_cnt_for_skb(skb, &dummy_wrb);
  388. copied = make_tx_wrbs(adapter, skb, wrb_cnt, dummy_wrb);
  389. /* record the sent skb in the sent_skb table */
  390. BUG_ON(tx_obj->sent_skb_list[start]);
  391. tx_obj->sent_skb_list[start] = skb;
  392. /* Ensure that txq has space for the next skb; Else stop the queue
  393. * *BEFORE* ringing the tx doorbell, so that we serialze the
  394. * tx compls of the current transmit which'll wake up the queue
  395. */
  396. if ((BE_MAX_TX_FRAG_COUNT + atomic_read(&txq->used)) >= txq->len) {
  397. netif_stop_queue(netdev);
  398. stopped = true;
  399. }
  400. be_txq_notify(&adapter->ctrl, txq->id, wrb_cnt);
  401. be_tx_stats_update(adapter, wrb_cnt, copied, stopped);
  402. return NETDEV_TX_OK;
  403. }
  404. static int be_change_mtu(struct net_device *netdev, int new_mtu)
  405. {
  406. struct be_adapter *adapter = netdev_priv(netdev);
  407. if (new_mtu < BE_MIN_MTU ||
  408. new_mtu > BE_MAX_JUMBO_FRAME_SIZE) {
  409. dev_info(&adapter->pdev->dev,
  410. "MTU must be between %d and %d bytes\n",
  411. BE_MIN_MTU, BE_MAX_JUMBO_FRAME_SIZE);
  412. return -EINVAL;
  413. }
  414. dev_info(&adapter->pdev->dev, "MTU changed from %d to %d bytes\n",
  415. netdev->mtu, new_mtu);
  416. netdev->mtu = new_mtu;
  417. return 0;
  418. }
  419. /*
  420. * if there are BE_NUM_VLANS_SUPPORTED or lesser number of VLANS configured,
  421. * program them in BE. If more than BE_NUM_VLANS_SUPPORTED are configured,
  422. * set the BE in promiscuous VLAN mode.
  423. */
  424. static void be_vid_config(struct net_device *netdev)
  425. {
  426. struct be_adapter *adapter = netdev_priv(netdev);
  427. u16 vtag[BE_NUM_VLANS_SUPPORTED];
  428. u16 ntags = 0, i;
  429. if (adapter->num_vlans <= BE_NUM_VLANS_SUPPORTED) {
  430. /* Construct VLAN Table to give to HW */
  431. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  432. if (adapter->vlan_tag[i]) {
  433. vtag[ntags] = cpu_to_le16(i);
  434. ntags++;
  435. }
  436. }
  437. be_cmd_vlan_config(&adapter->ctrl, adapter->if_handle,
  438. vtag, ntags, 1, 0);
  439. } else {
  440. be_cmd_vlan_config(&adapter->ctrl, adapter->if_handle,
  441. NULL, 0, 1, 1);
  442. }
  443. }
  444. static void be_vlan_register(struct net_device *netdev, struct vlan_group *grp)
  445. {
  446. struct be_adapter *adapter = netdev_priv(netdev);
  447. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  448. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  449. struct be_ctrl_info *ctrl = &adapter->ctrl;
  450. be_eq_notify(ctrl, rx_eq->q.id, false, false, 0);
  451. be_eq_notify(ctrl, tx_eq->q.id, false, false, 0);
  452. adapter->vlan_grp = grp;
  453. be_eq_notify(ctrl, rx_eq->q.id, true, false, 0);
  454. be_eq_notify(ctrl, tx_eq->q.id, true, false, 0);
  455. }
  456. static void be_vlan_add_vid(struct net_device *netdev, u16 vid)
  457. {
  458. struct be_adapter *adapter = netdev_priv(netdev);
  459. adapter->num_vlans++;
  460. adapter->vlan_tag[vid] = 1;
  461. be_vid_config(netdev);
  462. }
  463. static void be_vlan_rem_vid(struct net_device *netdev, u16 vid)
  464. {
  465. struct be_adapter *adapter = netdev_priv(netdev);
  466. adapter->num_vlans--;
  467. adapter->vlan_tag[vid] = 0;
  468. vlan_group_set_device(adapter->vlan_grp, vid, NULL);
  469. be_vid_config(netdev);
  470. }
  471. static void be_set_multicast_filter(struct net_device *netdev)
  472. {
  473. struct be_adapter *adapter = netdev_priv(netdev);
  474. struct dev_mc_list *mc_ptr;
  475. u8 mac_addr[32][ETH_ALEN];
  476. int i = 0;
  477. if (netdev->flags & IFF_ALLMULTI) {
  478. /* set BE in Multicast promiscuous */
  479. be_cmd_mcast_mac_set(&adapter->ctrl,
  480. adapter->if_handle, NULL, 0, true);
  481. return;
  482. }
  483. for (mc_ptr = netdev->mc_list; mc_ptr; mc_ptr = mc_ptr->next) {
  484. memcpy(&mac_addr[i][0], mc_ptr->dmi_addr, ETH_ALEN);
  485. if (++i >= 32) {
  486. be_cmd_mcast_mac_set(&adapter->ctrl,
  487. adapter->if_handle, &mac_addr[0][0], i, false);
  488. i = 0;
  489. }
  490. }
  491. if (i) {
  492. /* reset the promiscuous mode also. */
  493. be_cmd_mcast_mac_set(&adapter->ctrl,
  494. adapter->if_handle, &mac_addr[0][0], i, false);
  495. }
  496. }
  497. static void be_set_multicast_list(struct net_device *netdev)
  498. {
  499. struct be_adapter *adapter = netdev_priv(netdev);
  500. if (netdev->flags & IFF_PROMISC) {
  501. be_cmd_promiscuous_config(&adapter->ctrl, adapter->port_num, 1);
  502. } else {
  503. be_cmd_promiscuous_config(&adapter->ctrl, adapter->port_num, 0);
  504. be_set_multicast_filter(netdev);
  505. }
  506. }
  507. static void be_rx_rate_update(struct be_adapter *adapter)
  508. {
  509. struct be_drvr_stats *stats = drvr_stats(adapter);
  510. ulong now = jiffies;
  511. /* Wrapped around */
  512. if (time_before(now, stats->be_rx_jiffies)) {
  513. stats->be_rx_jiffies = now;
  514. return;
  515. }
  516. /* Update the rate once in two seconds */
  517. if ((now - stats->be_rx_jiffies) < 2 * HZ)
  518. return;
  519. stats->be_rx_rate = be_calc_rate(stats->be_rx_bytes
  520. - stats->be_rx_bytes_prev,
  521. now - stats->be_rx_jiffies);
  522. stats->be_rx_jiffies = now;
  523. stats->be_rx_bytes_prev = stats->be_rx_bytes;
  524. }
  525. static void be_rx_stats_update(struct be_adapter *adapter,
  526. u32 pktsize, u16 numfrags)
  527. {
  528. struct be_drvr_stats *stats = drvr_stats(adapter);
  529. stats->be_rx_compl++;
  530. stats->be_rx_frags += numfrags;
  531. stats->be_rx_bytes += pktsize;
  532. }
  533. static inline bool do_pkt_csum(struct be_eth_rx_compl *rxcp, bool cso)
  534. {
  535. u8 l4_cksm, ip_version, ipcksm, tcpf = 0, udpf = 0, ipv6_chk;
  536. l4_cksm = AMAP_GET_BITS(struct amap_eth_rx_compl, l4_cksm, rxcp);
  537. ipcksm = AMAP_GET_BITS(struct amap_eth_rx_compl, ipcksm, rxcp);
  538. ip_version = AMAP_GET_BITS(struct amap_eth_rx_compl, ip_version, rxcp);
  539. if (ip_version) {
  540. tcpf = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  541. udpf = AMAP_GET_BITS(struct amap_eth_rx_compl, udpf, rxcp);
  542. }
  543. ipv6_chk = (ip_version && (tcpf || udpf));
  544. return ((l4_cksm && ipv6_chk && ipcksm) && cso) ? false : true;
  545. }
  546. static struct be_rx_page_info *
  547. get_rx_page_info(struct be_adapter *adapter, u16 frag_idx)
  548. {
  549. struct be_rx_page_info *rx_page_info;
  550. struct be_queue_info *rxq = &adapter->rx_obj.q;
  551. rx_page_info = &adapter->rx_obj.page_info_tbl[frag_idx];
  552. BUG_ON(!rx_page_info->page);
  553. if (rx_page_info->last_page_user)
  554. pci_unmap_page(adapter->pdev, pci_unmap_addr(rx_page_info, bus),
  555. adapter->big_page_size, PCI_DMA_FROMDEVICE);
  556. atomic_dec(&rxq->used);
  557. return rx_page_info;
  558. }
  559. /* Throwaway the data in the Rx completion */
  560. static void be_rx_compl_discard(struct be_adapter *adapter,
  561. struct be_eth_rx_compl *rxcp)
  562. {
  563. struct be_queue_info *rxq = &adapter->rx_obj.q;
  564. struct be_rx_page_info *page_info;
  565. u16 rxq_idx, i, num_rcvd;
  566. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  567. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  568. for (i = 0; i < num_rcvd; i++) {
  569. page_info = get_rx_page_info(adapter, rxq_idx);
  570. put_page(page_info->page);
  571. memset(page_info, 0, sizeof(*page_info));
  572. index_inc(&rxq_idx, rxq->len);
  573. }
  574. }
  575. /*
  576. * skb_fill_rx_data forms a complete skb for an ether frame
  577. * indicated by rxcp.
  578. */
  579. static void skb_fill_rx_data(struct be_adapter *adapter,
  580. struct sk_buff *skb, struct be_eth_rx_compl *rxcp)
  581. {
  582. struct be_queue_info *rxq = &adapter->rx_obj.q;
  583. struct be_rx_page_info *page_info;
  584. u16 rxq_idx, i, num_rcvd;
  585. u32 pktsize, hdr_len, curr_frag_len;
  586. u8 *start;
  587. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  588. pktsize = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  589. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  590. page_info = get_rx_page_info(adapter, rxq_idx);
  591. start = page_address(page_info->page) + page_info->page_offset;
  592. prefetch(start);
  593. /* Copy data in the first descriptor of this completion */
  594. curr_frag_len = min(pktsize, rx_frag_size);
  595. /* Copy the header portion into skb_data */
  596. hdr_len = min((u32)BE_HDR_LEN, curr_frag_len);
  597. memcpy(skb->data, start, hdr_len);
  598. skb->len = curr_frag_len;
  599. if (curr_frag_len <= BE_HDR_LEN) { /* tiny packet */
  600. /* Complete packet has now been moved to data */
  601. put_page(page_info->page);
  602. skb->data_len = 0;
  603. skb->tail += curr_frag_len;
  604. } else {
  605. skb_shinfo(skb)->nr_frags = 1;
  606. skb_shinfo(skb)->frags[0].page = page_info->page;
  607. skb_shinfo(skb)->frags[0].page_offset =
  608. page_info->page_offset + hdr_len;
  609. skb_shinfo(skb)->frags[0].size = curr_frag_len - hdr_len;
  610. skb->data_len = curr_frag_len - hdr_len;
  611. skb->tail += hdr_len;
  612. }
  613. memset(page_info, 0, sizeof(*page_info));
  614. if (pktsize <= rx_frag_size) {
  615. BUG_ON(num_rcvd != 1);
  616. return;
  617. }
  618. /* More frags present for this completion */
  619. pktsize -= curr_frag_len; /* account for above copied frag */
  620. for (i = 1; i < num_rcvd; i++) {
  621. index_inc(&rxq_idx, rxq->len);
  622. page_info = get_rx_page_info(adapter, rxq_idx);
  623. curr_frag_len = min(pktsize, rx_frag_size);
  624. skb_shinfo(skb)->frags[i].page = page_info->page;
  625. skb_shinfo(skb)->frags[i].page_offset = page_info->page_offset;
  626. skb_shinfo(skb)->frags[i].size = curr_frag_len;
  627. skb->len += curr_frag_len;
  628. skb->data_len += curr_frag_len;
  629. skb_shinfo(skb)->nr_frags++;
  630. pktsize -= curr_frag_len;
  631. memset(page_info, 0, sizeof(*page_info));
  632. }
  633. be_rx_stats_update(adapter, pktsize, num_rcvd);
  634. return;
  635. }
  636. /* Process the RX completion indicated by rxcp when LRO is disabled */
  637. static void be_rx_compl_process(struct be_adapter *adapter,
  638. struct be_eth_rx_compl *rxcp)
  639. {
  640. struct sk_buff *skb;
  641. u32 vtp, vid;
  642. vtp = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  643. skb = netdev_alloc_skb(adapter->netdev, BE_HDR_LEN + NET_IP_ALIGN);
  644. if (!skb) {
  645. if (net_ratelimit())
  646. dev_warn(&adapter->pdev->dev, "skb alloc failed\n");
  647. be_rx_compl_discard(adapter, rxcp);
  648. return;
  649. }
  650. skb_reserve(skb, NET_IP_ALIGN);
  651. skb_fill_rx_data(adapter, skb, rxcp);
  652. if (do_pkt_csum(rxcp, adapter->rx_csum))
  653. skb->ip_summed = CHECKSUM_NONE;
  654. else
  655. skb->ip_summed = CHECKSUM_UNNECESSARY;
  656. skb->truesize = skb->len + sizeof(struct sk_buff);
  657. skb->protocol = eth_type_trans(skb, adapter->netdev);
  658. skb->dev = adapter->netdev;
  659. if (vtp) {
  660. if (!adapter->vlan_grp || adapter->num_vlans == 0) {
  661. kfree_skb(skb);
  662. return;
  663. }
  664. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  665. vid = be16_to_cpu(vid);
  666. vlan_hwaccel_receive_skb(skb, adapter->vlan_grp, vid);
  667. } else {
  668. netif_receive_skb(skb);
  669. }
  670. adapter->netdev->last_rx = jiffies;
  671. return;
  672. }
  673. /* Process the RX completion indicated by rxcp when LRO is enabled */
  674. static void be_rx_compl_process_lro(struct be_adapter *adapter,
  675. struct be_eth_rx_compl *rxcp)
  676. {
  677. struct be_rx_page_info *page_info;
  678. struct skb_frag_struct rx_frags[BE_MAX_FRAGS_PER_FRAME];
  679. struct be_queue_info *rxq = &adapter->rx_obj.q;
  680. u32 num_rcvd, pkt_size, remaining, vlanf, curr_frag_len;
  681. u16 i, rxq_idx = 0, vid;
  682. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  683. pkt_size = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  684. vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  685. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  686. remaining = pkt_size;
  687. for (i = 0; i < num_rcvd; i++) {
  688. page_info = get_rx_page_info(adapter, rxq_idx);
  689. curr_frag_len = min(remaining, rx_frag_size);
  690. rx_frags[i].page = page_info->page;
  691. rx_frags[i].page_offset = page_info->page_offset;
  692. rx_frags[i].size = curr_frag_len;
  693. remaining -= curr_frag_len;
  694. index_inc(&rxq_idx, rxq->len);
  695. memset(page_info, 0, sizeof(*page_info));
  696. }
  697. if (likely(!vlanf)) {
  698. lro_receive_frags(&adapter->rx_obj.lro_mgr, rx_frags, pkt_size,
  699. pkt_size, NULL, 0);
  700. } else {
  701. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  702. vid = be16_to_cpu(vid);
  703. if (!adapter->vlan_grp || adapter->num_vlans == 0)
  704. return;
  705. lro_vlan_hwaccel_receive_frags(&adapter->rx_obj.lro_mgr,
  706. rx_frags, pkt_size, pkt_size, adapter->vlan_grp,
  707. vid, NULL, 0);
  708. }
  709. be_rx_stats_update(adapter, pkt_size, num_rcvd);
  710. return;
  711. }
  712. static struct be_eth_rx_compl *be_rx_compl_get(struct be_adapter *adapter)
  713. {
  714. struct be_eth_rx_compl *rxcp = queue_tail_node(&adapter->rx_obj.cq);
  715. if (rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] == 0)
  716. return NULL;
  717. be_dws_le_to_cpu(rxcp, sizeof(*rxcp));
  718. rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] = 0;
  719. queue_tail_inc(&adapter->rx_obj.cq);
  720. return rxcp;
  721. }
  722. static inline struct page *be_alloc_pages(u32 size)
  723. {
  724. gfp_t alloc_flags = GFP_ATOMIC;
  725. u32 order = get_order(size);
  726. if (order > 0)
  727. alloc_flags |= __GFP_COMP;
  728. return alloc_pages(alloc_flags, order);
  729. }
  730. /*
  731. * Allocate a page, split it to fragments of size rx_frag_size and post as
  732. * receive buffers to BE
  733. */
  734. static void be_post_rx_frags(struct be_adapter *adapter)
  735. {
  736. struct be_rx_page_info *page_info_tbl = adapter->rx_obj.page_info_tbl;
  737. struct be_rx_page_info *page_info = NULL;
  738. struct be_queue_info *rxq = &adapter->rx_obj.q;
  739. struct page *pagep = NULL;
  740. struct be_eth_rx_d *rxd;
  741. u64 page_dmaaddr = 0, frag_dmaaddr;
  742. u32 posted, page_offset = 0;
  743. page_info = &page_info_tbl[rxq->head];
  744. for (posted = 0; posted < MAX_RX_POST && !page_info->page; posted++) {
  745. if (!pagep) {
  746. pagep = be_alloc_pages(adapter->big_page_size);
  747. if (unlikely(!pagep)) {
  748. drvr_stats(adapter)->be_ethrx_post_fail++;
  749. break;
  750. }
  751. page_dmaaddr = pci_map_page(adapter->pdev, pagep, 0,
  752. adapter->big_page_size,
  753. PCI_DMA_FROMDEVICE);
  754. page_info->page_offset = 0;
  755. } else {
  756. get_page(pagep);
  757. page_info->page_offset = page_offset + rx_frag_size;
  758. }
  759. page_offset = page_info->page_offset;
  760. page_info->page = pagep;
  761. pci_unmap_addr_set(page_info, bus, page_dmaaddr);
  762. frag_dmaaddr = page_dmaaddr + page_info->page_offset;
  763. rxd = queue_head_node(rxq);
  764. rxd->fragpa_lo = cpu_to_le32(frag_dmaaddr & 0xFFFFFFFF);
  765. rxd->fragpa_hi = cpu_to_le32(upper_32_bits(frag_dmaaddr));
  766. queue_head_inc(rxq);
  767. /* Any space left in the current big page for another frag? */
  768. if ((page_offset + rx_frag_size + rx_frag_size) >
  769. adapter->big_page_size) {
  770. pagep = NULL;
  771. page_info->last_page_user = true;
  772. }
  773. page_info = &page_info_tbl[rxq->head];
  774. }
  775. if (pagep)
  776. page_info->last_page_user = true;
  777. if (posted) {
  778. atomic_add(posted, &rxq->used);
  779. be_rxq_notify(&adapter->ctrl, rxq->id, posted);
  780. } else if (atomic_read(&rxq->used) == 0) {
  781. /* Let be_worker replenish when memory is available */
  782. adapter->rx_post_starved = true;
  783. }
  784. return;
  785. }
  786. static struct be_eth_tx_compl *
  787. be_tx_compl_get(struct be_adapter *adapter)
  788. {
  789. struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
  790. struct be_eth_tx_compl *txcp = queue_tail_node(tx_cq);
  791. if (txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] == 0)
  792. return NULL;
  793. be_dws_le_to_cpu(txcp, sizeof(*txcp));
  794. txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] = 0;
  795. queue_tail_inc(tx_cq);
  796. return txcp;
  797. }
  798. static void be_tx_compl_process(struct be_adapter *adapter, u16 last_index)
  799. {
  800. struct be_queue_info *txq = &adapter->tx_obj.q;
  801. struct be_eth_wrb *wrb;
  802. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  803. struct sk_buff *sent_skb;
  804. u64 busaddr;
  805. u16 cur_index, num_wrbs = 0;
  806. cur_index = txq->tail;
  807. sent_skb = sent_skbs[cur_index];
  808. BUG_ON(!sent_skb);
  809. sent_skbs[cur_index] = NULL;
  810. do {
  811. cur_index = txq->tail;
  812. wrb = queue_tail_node(txq);
  813. be_dws_le_to_cpu(wrb, sizeof(*wrb));
  814. busaddr = ((u64)wrb->frag_pa_hi << 32) | (u64)wrb->frag_pa_lo;
  815. if (busaddr != 0) {
  816. pci_unmap_single(adapter->pdev, busaddr,
  817. wrb->frag_len, PCI_DMA_TODEVICE);
  818. }
  819. num_wrbs++;
  820. queue_tail_inc(txq);
  821. } while (cur_index != last_index);
  822. atomic_sub(num_wrbs, &txq->used);
  823. kfree_skb(sent_skb);
  824. }
  825. static void be_rx_q_clean(struct be_adapter *adapter)
  826. {
  827. struct be_rx_page_info *page_info;
  828. struct be_queue_info *rxq = &adapter->rx_obj.q;
  829. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  830. struct be_eth_rx_compl *rxcp;
  831. u16 tail;
  832. /* First cleanup pending rx completions */
  833. while ((rxcp = be_rx_compl_get(adapter)) != NULL) {
  834. be_rx_compl_discard(adapter, rxcp);
  835. be_cq_notify(&adapter->ctrl, rx_cq->id, true, 1);
  836. }
  837. /* Then free posted rx buffer that were not used */
  838. tail = (rxq->head + rxq->len - atomic_read(&rxq->used)) % rxq->len;
  839. for (; tail != rxq->head; index_inc(&tail, rxq->len)) {
  840. page_info = get_rx_page_info(adapter, tail);
  841. put_page(page_info->page);
  842. memset(page_info, 0, sizeof(*page_info));
  843. }
  844. BUG_ON(atomic_read(&rxq->used));
  845. }
  846. static void be_tx_q_clean(struct be_adapter *adapter)
  847. {
  848. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  849. struct sk_buff *sent_skb;
  850. struct be_queue_info *txq = &adapter->tx_obj.q;
  851. u16 last_index;
  852. bool dummy_wrb;
  853. while (atomic_read(&txq->used)) {
  854. sent_skb = sent_skbs[txq->tail];
  855. last_index = txq->tail;
  856. index_adv(&last_index,
  857. wrb_cnt_for_skb(sent_skb, &dummy_wrb) - 1, txq->len);
  858. be_tx_compl_process(adapter, last_index);
  859. }
  860. }
  861. static void be_tx_queues_destroy(struct be_adapter *adapter)
  862. {
  863. struct be_queue_info *q;
  864. q = &adapter->tx_obj.q;
  865. if (q->created)
  866. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_TXQ);
  867. be_queue_free(adapter, q);
  868. q = &adapter->tx_obj.cq;
  869. if (q->created)
  870. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_CQ);
  871. be_queue_free(adapter, q);
  872. /* No more tx completions can be rcvd now; clean up if there are
  873. * any pending completions or pending tx requests */
  874. be_tx_q_clean(adapter);
  875. q = &adapter->tx_eq.q;
  876. if (q->created)
  877. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_EQ);
  878. be_queue_free(adapter, q);
  879. }
  880. static int be_tx_queues_create(struct be_adapter *adapter)
  881. {
  882. struct be_queue_info *eq, *q, *cq;
  883. adapter->tx_eq.max_eqd = 0;
  884. adapter->tx_eq.min_eqd = 0;
  885. adapter->tx_eq.cur_eqd = 96;
  886. adapter->tx_eq.enable_aic = false;
  887. /* Alloc Tx Event queue */
  888. eq = &adapter->tx_eq.q;
  889. if (be_queue_alloc(adapter, eq, EVNT_Q_LEN, sizeof(struct be_eq_entry)))
  890. return -1;
  891. /* Ask BE to create Tx Event queue */
  892. if (be_cmd_eq_create(&adapter->ctrl, eq, adapter->tx_eq.cur_eqd))
  893. goto tx_eq_free;
  894. /* Alloc TX eth compl queue */
  895. cq = &adapter->tx_obj.cq;
  896. if (be_queue_alloc(adapter, cq, TX_CQ_LEN,
  897. sizeof(struct be_eth_tx_compl)))
  898. goto tx_eq_destroy;
  899. /* Ask BE to create Tx eth compl queue */
  900. if (be_cmd_cq_create(&adapter->ctrl, cq, eq, false, false, 3))
  901. goto tx_cq_free;
  902. /* Alloc TX eth queue */
  903. q = &adapter->tx_obj.q;
  904. if (be_queue_alloc(adapter, q, TX_Q_LEN, sizeof(struct be_eth_wrb)))
  905. goto tx_cq_destroy;
  906. /* Ask BE to create Tx eth queue */
  907. if (be_cmd_txq_create(&adapter->ctrl, q, cq))
  908. goto tx_q_free;
  909. return 0;
  910. tx_q_free:
  911. be_queue_free(adapter, q);
  912. tx_cq_destroy:
  913. be_cmd_q_destroy(&adapter->ctrl, cq, QTYPE_CQ);
  914. tx_cq_free:
  915. be_queue_free(adapter, cq);
  916. tx_eq_destroy:
  917. be_cmd_q_destroy(&adapter->ctrl, eq, QTYPE_EQ);
  918. tx_eq_free:
  919. be_queue_free(adapter, eq);
  920. return -1;
  921. }
  922. static void be_rx_queues_destroy(struct be_adapter *adapter)
  923. {
  924. struct be_queue_info *q;
  925. q = &adapter->rx_obj.q;
  926. if (q->created) {
  927. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_RXQ);
  928. be_rx_q_clean(adapter);
  929. }
  930. be_queue_free(adapter, q);
  931. q = &adapter->rx_obj.cq;
  932. if (q->created)
  933. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_CQ);
  934. be_queue_free(adapter, q);
  935. q = &adapter->rx_eq.q;
  936. if (q->created)
  937. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_EQ);
  938. be_queue_free(adapter, q);
  939. }
  940. static int be_rx_queues_create(struct be_adapter *adapter)
  941. {
  942. struct be_queue_info *eq, *q, *cq;
  943. int rc;
  944. adapter->max_rx_coal = BE_MAX_FRAGS_PER_FRAME;
  945. adapter->big_page_size = (1 << get_order(rx_frag_size)) * PAGE_SIZE;
  946. adapter->rx_eq.max_eqd = BE_MAX_EQD;
  947. adapter->rx_eq.min_eqd = 0;
  948. adapter->rx_eq.cur_eqd = 0;
  949. adapter->rx_eq.enable_aic = true;
  950. /* Alloc Rx Event queue */
  951. eq = &adapter->rx_eq.q;
  952. rc = be_queue_alloc(adapter, eq, EVNT_Q_LEN,
  953. sizeof(struct be_eq_entry));
  954. if (rc)
  955. return rc;
  956. /* Ask BE to create Rx Event queue */
  957. rc = be_cmd_eq_create(&adapter->ctrl, eq, adapter->rx_eq.cur_eqd);
  958. if (rc)
  959. goto rx_eq_free;
  960. /* Alloc RX eth compl queue */
  961. cq = &adapter->rx_obj.cq;
  962. rc = be_queue_alloc(adapter, cq, RX_CQ_LEN,
  963. sizeof(struct be_eth_rx_compl));
  964. if (rc)
  965. goto rx_eq_destroy;
  966. /* Ask BE to create Rx eth compl queue */
  967. rc = be_cmd_cq_create(&adapter->ctrl, cq, eq, false, false, 3);
  968. if (rc)
  969. goto rx_cq_free;
  970. /* Alloc RX eth queue */
  971. q = &adapter->rx_obj.q;
  972. rc = be_queue_alloc(adapter, q, RX_Q_LEN, sizeof(struct be_eth_rx_d));
  973. if (rc)
  974. goto rx_cq_destroy;
  975. /* Ask BE to create Rx eth queue */
  976. rc = be_cmd_rxq_create(&adapter->ctrl, q, cq->id, rx_frag_size,
  977. BE_MAX_JUMBO_FRAME_SIZE, adapter->if_handle, false);
  978. if (rc)
  979. goto rx_q_free;
  980. return 0;
  981. rx_q_free:
  982. be_queue_free(adapter, q);
  983. rx_cq_destroy:
  984. be_cmd_q_destroy(&adapter->ctrl, cq, QTYPE_CQ);
  985. rx_cq_free:
  986. be_queue_free(adapter, cq);
  987. rx_eq_destroy:
  988. be_cmd_q_destroy(&adapter->ctrl, eq, QTYPE_EQ);
  989. rx_eq_free:
  990. be_queue_free(adapter, eq);
  991. return rc;
  992. }
  993. static bool event_get(struct be_eq_obj *eq_obj, u16 *rid)
  994. {
  995. struct be_eq_entry *entry = queue_tail_node(&eq_obj->q);
  996. u32 evt = entry->evt;
  997. if (!evt)
  998. return false;
  999. evt = le32_to_cpu(evt);
  1000. *rid = (evt >> EQ_ENTRY_RES_ID_SHIFT) & EQ_ENTRY_RES_ID_MASK;
  1001. entry->evt = 0;
  1002. queue_tail_inc(&eq_obj->q);
  1003. return true;
  1004. }
  1005. static int event_handle(struct be_ctrl_info *ctrl,
  1006. struct be_eq_obj *eq_obj)
  1007. {
  1008. u16 rid = 0, num = 0;
  1009. while (event_get(eq_obj, &rid))
  1010. num++;
  1011. /* We can see an interrupt and no event */
  1012. be_eq_notify(ctrl, eq_obj->q.id, true, true, num);
  1013. if (num)
  1014. napi_schedule(&eq_obj->napi);
  1015. return num;
  1016. }
  1017. static irqreturn_t be_intx(int irq, void *dev)
  1018. {
  1019. struct be_adapter *adapter = dev;
  1020. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1021. int rx, tx;
  1022. tx = event_handle(ctrl, &adapter->tx_eq);
  1023. rx = event_handle(ctrl, &adapter->rx_eq);
  1024. if (rx || tx)
  1025. return IRQ_HANDLED;
  1026. else
  1027. return IRQ_NONE;
  1028. }
  1029. static irqreturn_t be_msix_rx(int irq, void *dev)
  1030. {
  1031. struct be_adapter *adapter = dev;
  1032. event_handle(&adapter->ctrl, &adapter->rx_eq);
  1033. return IRQ_HANDLED;
  1034. }
  1035. static irqreturn_t be_msix_tx(int irq, void *dev)
  1036. {
  1037. struct be_adapter *adapter = dev;
  1038. event_handle(&adapter->ctrl, &adapter->tx_eq);
  1039. return IRQ_HANDLED;
  1040. }
  1041. static inline bool do_lro(struct be_adapter *adapter,
  1042. struct be_eth_rx_compl *rxcp)
  1043. {
  1044. int err = AMAP_GET_BITS(struct amap_eth_rx_compl, err, rxcp);
  1045. int tcp_frame = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  1046. if (err)
  1047. drvr_stats(adapter)->be_rxcp_err++;
  1048. return (!tcp_frame || err || (adapter->max_rx_coal <= 1)) ?
  1049. false : true;
  1050. }
  1051. int be_poll_rx(struct napi_struct *napi, int budget)
  1052. {
  1053. struct be_eq_obj *rx_eq = container_of(napi, struct be_eq_obj, napi);
  1054. struct be_adapter *adapter =
  1055. container_of(rx_eq, struct be_adapter, rx_eq);
  1056. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  1057. struct be_eth_rx_compl *rxcp;
  1058. u32 work_done;
  1059. for (work_done = 0; work_done < budget; work_done++) {
  1060. rxcp = be_rx_compl_get(adapter);
  1061. if (!rxcp)
  1062. break;
  1063. if (do_lro(adapter, rxcp))
  1064. be_rx_compl_process_lro(adapter, rxcp);
  1065. else
  1066. be_rx_compl_process(adapter, rxcp);
  1067. }
  1068. lro_flush_all(&adapter->rx_obj.lro_mgr);
  1069. /* Refill the queue */
  1070. if (atomic_read(&adapter->rx_obj.q.used) < RX_FRAGS_REFILL_WM)
  1071. be_post_rx_frags(adapter);
  1072. /* All consumed */
  1073. if (work_done < budget) {
  1074. napi_complete(napi);
  1075. be_cq_notify(&adapter->ctrl, rx_cq->id, true, work_done);
  1076. } else {
  1077. /* More to be consumed; continue with interrupts disabled */
  1078. be_cq_notify(&adapter->ctrl, rx_cq->id, false, work_done);
  1079. }
  1080. return work_done;
  1081. }
  1082. /* For TX we don't honour budget; consume everything */
  1083. int be_poll_tx(struct napi_struct *napi, int budget)
  1084. {
  1085. struct be_eq_obj *tx_eq = container_of(napi, struct be_eq_obj, napi);
  1086. struct be_adapter *adapter =
  1087. container_of(tx_eq, struct be_adapter, tx_eq);
  1088. struct be_tx_obj *tx_obj = &adapter->tx_obj;
  1089. struct be_queue_info *tx_cq = &tx_obj->cq;
  1090. struct be_queue_info *txq = &tx_obj->q;
  1091. struct be_eth_tx_compl *txcp;
  1092. u32 num_cmpl = 0;
  1093. u16 end_idx;
  1094. while ((txcp = be_tx_compl_get(adapter))) {
  1095. end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
  1096. wrb_index, txcp);
  1097. be_tx_compl_process(adapter, end_idx);
  1098. num_cmpl++;
  1099. }
  1100. /* As Tx wrbs have been freed up, wake up netdev queue if
  1101. * it was stopped due to lack of tx wrbs.
  1102. */
  1103. if (netif_queue_stopped(adapter->netdev) &&
  1104. atomic_read(&txq->used) < txq->len / 2) {
  1105. netif_wake_queue(adapter->netdev);
  1106. }
  1107. napi_complete(napi);
  1108. be_cq_notify(&adapter->ctrl, tx_cq->id, true, num_cmpl);
  1109. drvr_stats(adapter)->be_tx_events++;
  1110. drvr_stats(adapter)->be_tx_compl += num_cmpl;
  1111. return 1;
  1112. }
  1113. static void be_worker(struct work_struct *work)
  1114. {
  1115. struct be_adapter *adapter =
  1116. container_of(work, struct be_adapter, work.work);
  1117. int status;
  1118. /* Check link */
  1119. be_link_status_update(adapter);
  1120. /* Get Stats */
  1121. status = be_cmd_get_stats(&adapter->ctrl, &adapter->stats.cmd);
  1122. if (!status)
  1123. netdev_stats_update(adapter);
  1124. /* Set EQ delay */
  1125. be_rx_eqd_update(adapter);
  1126. be_tx_rate_update(adapter);
  1127. be_rx_rate_update(adapter);
  1128. if (adapter->rx_post_starved) {
  1129. adapter->rx_post_starved = false;
  1130. be_post_rx_frags(adapter);
  1131. }
  1132. schedule_delayed_work(&adapter->work, msecs_to_jiffies(1000));
  1133. }
  1134. static void be_msix_enable(struct be_adapter *adapter)
  1135. {
  1136. int i, status;
  1137. for (i = 0; i < BE_NUM_MSIX_VECTORS; i++)
  1138. adapter->msix_entries[i].entry = i;
  1139. status = pci_enable_msix(adapter->pdev, adapter->msix_entries,
  1140. BE_NUM_MSIX_VECTORS);
  1141. if (status == 0)
  1142. adapter->msix_enabled = true;
  1143. return;
  1144. }
  1145. static inline int be_msix_vec_get(struct be_adapter *adapter, u32 eq_id)
  1146. {
  1147. return adapter->msix_entries[eq_id -
  1148. 8 * adapter->ctrl.pci_func].vector;
  1149. }
  1150. static int be_msix_register(struct be_adapter *adapter)
  1151. {
  1152. struct net_device *netdev = adapter->netdev;
  1153. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1154. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1155. int status, vec;
  1156. sprintf(tx_eq->desc, "%s-tx", netdev->name);
  1157. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1158. status = request_irq(vec, be_msix_tx, 0, tx_eq->desc, adapter);
  1159. if (status)
  1160. goto err;
  1161. sprintf(rx_eq->desc, "%s-rx", netdev->name);
  1162. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1163. status = request_irq(vec, be_msix_rx, 0, rx_eq->desc, adapter);
  1164. if (status) { /* Free TX IRQ */
  1165. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1166. free_irq(vec, adapter);
  1167. goto err;
  1168. }
  1169. return 0;
  1170. err:
  1171. dev_warn(&adapter->pdev->dev,
  1172. "MSIX Request IRQ failed - err %d\n", status);
  1173. pci_disable_msix(adapter->pdev);
  1174. adapter->msix_enabled = false;
  1175. return status;
  1176. }
  1177. static int be_irq_register(struct be_adapter *adapter)
  1178. {
  1179. struct net_device *netdev = adapter->netdev;
  1180. int status;
  1181. if (adapter->msix_enabled) {
  1182. status = be_msix_register(adapter);
  1183. if (status == 0)
  1184. goto done;
  1185. }
  1186. /* INTx */
  1187. netdev->irq = adapter->pdev->irq;
  1188. status = request_irq(netdev->irq, be_intx, IRQF_SHARED, netdev->name,
  1189. adapter);
  1190. if (status) {
  1191. dev_err(&adapter->pdev->dev,
  1192. "INTx request IRQ failed - err %d\n", status);
  1193. return status;
  1194. }
  1195. done:
  1196. adapter->isr_registered = true;
  1197. return 0;
  1198. }
  1199. static void be_irq_unregister(struct be_adapter *adapter)
  1200. {
  1201. struct net_device *netdev = adapter->netdev;
  1202. int vec;
  1203. if (!adapter->isr_registered)
  1204. return;
  1205. /* INTx */
  1206. if (!adapter->msix_enabled) {
  1207. free_irq(netdev->irq, adapter);
  1208. goto done;
  1209. }
  1210. /* MSIx */
  1211. vec = be_msix_vec_get(adapter, adapter->tx_eq.q.id);
  1212. free_irq(vec, adapter);
  1213. vec = be_msix_vec_get(adapter, adapter->rx_eq.q.id);
  1214. free_irq(vec, adapter);
  1215. done:
  1216. adapter->isr_registered = false;
  1217. return;
  1218. }
  1219. static int be_open(struct net_device *netdev)
  1220. {
  1221. struct be_adapter *adapter = netdev_priv(netdev);
  1222. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1223. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1224. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1225. u32 if_flags;
  1226. int status;
  1227. if_flags = BE_IF_FLAGS_BROADCAST | BE_IF_FLAGS_PROMISCUOUS |
  1228. BE_IF_FLAGS_MCAST_PROMISCUOUS | BE_IF_FLAGS_UNTAGGED |
  1229. BE_IF_FLAGS_PASS_L3L4_ERRORS;
  1230. status = be_cmd_if_create(ctrl, if_flags, netdev->dev_addr,
  1231. false/* pmac_invalid */, &adapter->if_handle,
  1232. &adapter->pmac_id);
  1233. if (status != 0)
  1234. goto do_none;
  1235. be_vid_config(netdev);
  1236. status = be_cmd_set_flow_control(ctrl, true, true);
  1237. if (status != 0)
  1238. goto if_destroy;
  1239. status = be_tx_queues_create(adapter);
  1240. if (status != 0)
  1241. goto if_destroy;
  1242. status = be_rx_queues_create(adapter);
  1243. if (status != 0)
  1244. goto tx_qs_destroy;
  1245. /* First time posting */
  1246. be_post_rx_frags(adapter);
  1247. napi_enable(&rx_eq->napi);
  1248. napi_enable(&tx_eq->napi);
  1249. be_irq_register(adapter);
  1250. be_intr_set(ctrl, true);
  1251. /* The evt queues are created in the unarmed state; arm them */
  1252. be_eq_notify(ctrl, rx_eq->q.id, true, false, 0);
  1253. be_eq_notify(ctrl, tx_eq->q.id, true, false, 0);
  1254. /* The compl queues are created in the unarmed state; arm them */
  1255. be_cq_notify(ctrl, adapter->rx_obj.cq.id, true, 0);
  1256. be_cq_notify(ctrl, adapter->tx_obj.cq.id, true, 0);
  1257. be_link_status_update(adapter);
  1258. schedule_delayed_work(&adapter->work, msecs_to_jiffies(100));
  1259. return 0;
  1260. tx_qs_destroy:
  1261. be_tx_queues_destroy(adapter);
  1262. if_destroy:
  1263. be_cmd_if_destroy(ctrl, adapter->if_handle);
  1264. do_none:
  1265. return status;
  1266. }
  1267. static int be_close(struct net_device *netdev)
  1268. {
  1269. struct be_adapter *adapter = netdev_priv(netdev);
  1270. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1271. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1272. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1273. int vec;
  1274. cancel_delayed_work(&adapter->work);
  1275. netif_stop_queue(netdev);
  1276. netif_carrier_off(netdev);
  1277. adapter->link.speed = PHY_LINK_SPEED_ZERO;
  1278. be_intr_set(ctrl, false);
  1279. if (adapter->msix_enabled) {
  1280. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1281. synchronize_irq(vec);
  1282. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1283. synchronize_irq(vec);
  1284. } else {
  1285. synchronize_irq(netdev->irq);
  1286. }
  1287. be_irq_unregister(adapter);
  1288. napi_disable(&rx_eq->napi);
  1289. napi_disable(&tx_eq->napi);
  1290. be_rx_queues_destroy(adapter);
  1291. be_tx_queues_destroy(adapter);
  1292. be_cmd_if_destroy(ctrl, adapter->if_handle);
  1293. return 0;
  1294. }
  1295. static int be_get_frag_header(struct skb_frag_struct *frag, void **mac_hdr,
  1296. void **ip_hdr, void **tcpudp_hdr,
  1297. u64 *hdr_flags, void *priv)
  1298. {
  1299. struct ethhdr *eh;
  1300. struct vlan_ethhdr *veh;
  1301. struct iphdr *iph;
  1302. u8 *va = page_address(frag->page) + frag->page_offset;
  1303. unsigned long ll_hlen;
  1304. prefetch(va);
  1305. eh = (struct ethhdr *)va;
  1306. *mac_hdr = eh;
  1307. ll_hlen = ETH_HLEN;
  1308. if (eh->h_proto != htons(ETH_P_IP)) {
  1309. if (eh->h_proto == htons(ETH_P_8021Q)) {
  1310. veh = (struct vlan_ethhdr *)va;
  1311. if (veh->h_vlan_encapsulated_proto != htons(ETH_P_IP))
  1312. return -1;
  1313. ll_hlen += VLAN_HLEN;
  1314. } else {
  1315. return -1;
  1316. }
  1317. }
  1318. *hdr_flags = LRO_IPV4;
  1319. iph = (struct iphdr *)(va + ll_hlen);
  1320. *ip_hdr = iph;
  1321. if (iph->protocol != IPPROTO_TCP)
  1322. return -1;
  1323. *hdr_flags |= LRO_TCP;
  1324. *tcpudp_hdr = (u8 *) (*ip_hdr) + (iph->ihl << 2);
  1325. return 0;
  1326. }
  1327. static void be_lro_init(struct be_adapter *adapter, struct net_device *netdev)
  1328. {
  1329. struct net_lro_mgr *lro_mgr;
  1330. lro_mgr = &adapter->rx_obj.lro_mgr;
  1331. lro_mgr->dev = netdev;
  1332. lro_mgr->features = LRO_F_NAPI;
  1333. lro_mgr->ip_summed = CHECKSUM_UNNECESSARY;
  1334. lro_mgr->ip_summed_aggr = CHECKSUM_UNNECESSARY;
  1335. lro_mgr->max_desc = BE_MAX_LRO_DESCRIPTORS;
  1336. lro_mgr->lro_arr = adapter->rx_obj.lro_desc;
  1337. lro_mgr->get_frag_header = be_get_frag_header;
  1338. lro_mgr->max_aggr = BE_MAX_FRAGS_PER_FRAME;
  1339. }
  1340. static struct net_device_ops be_netdev_ops = {
  1341. .ndo_open = be_open,
  1342. .ndo_stop = be_close,
  1343. .ndo_start_xmit = be_xmit,
  1344. .ndo_get_stats = be_get_stats,
  1345. .ndo_set_rx_mode = be_set_multicast_list,
  1346. .ndo_set_mac_address = be_mac_addr_set,
  1347. .ndo_change_mtu = be_change_mtu,
  1348. .ndo_validate_addr = eth_validate_addr,
  1349. .ndo_vlan_rx_register = be_vlan_register,
  1350. .ndo_vlan_rx_add_vid = be_vlan_add_vid,
  1351. .ndo_vlan_rx_kill_vid = be_vlan_rem_vid,
  1352. };
  1353. static void be_netdev_init(struct net_device *netdev)
  1354. {
  1355. struct be_adapter *adapter = netdev_priv(netdev);
  1356. netdev->features |= NETIF_F_SG | NETIF_F_HW_VLAN_RX | NETIF_F_TSO |
  1357. NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_FILTER | NETIF_F_IP_CSUM |
  1358. NETIF_F_IPV6_CSUM;
  1359. netdev->flags |= IFF_MULTICAST;
  1360. adapter->rx_csum = true;
  1361. BE_SET_NETDEV_OPS(netdev, &be_netdev_ops);
  1362. SET_ETHTOOL_OPS(netdev, &be_ethtool_ops);
  1363. be_lro_init(adapter, netdev);
  1364. netif_napi_add(netdev, &adapter->rx_eq.napi, be_poll_rx,
  1365. BE_NAPI_WEIGHT);
  1366. netif_napi_add(netdev, &adapter->tx_eq.napi, be_poll_tx,
  1367. BE_NAPI_WEIGHT);
  1368. netif_carrier_off(netdev);
  1369. netif_stop_queue(netdev);
  1370. }
  1371. static void be_unmap_pci_bars(struct be_adapter *adapter)
  1372. {
  1373. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1374. if (ctrl->csr)
  1375. iounmap(ctrl->csr);
  1376. if (ctrl->db)
  1377. iounmap(ctrl->db);
  1378. if (ctrl->pcicfg)
  1379. iounmap(ctrl->pcicfg);
  1380. }
  1381. static int be_map_pci_bars(struct be_adapter *adapter)
  1382. {
  1383. u8 __iomem *addr;
  1384. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 2),
  1385. pci_resource_len(adapter->pdev, 2));
  1386. if (addr == NULL)
  1387. return -ENOMEM;
  1388. adapter->ctrl.csr = addr;
  1389. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 4),
  1390. 128 * 1024);
  1391. if (addr == NULL)
  1392. goto pci_map_err;
  1393. adapter->ctrl.db = addr;
  1394. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 1),
  1395. pci_resource_len(adapter->pdev, 1));
  1396. if (addr == NULL)
  1397. goto pci_map_err;
  1398. adapter->ctrl.pcicfg = addr;
  1399. return 0;
  1400. pci_map_err:
  1401. be_unmap_pci_bars(adapter);
  1402. return -ENOMEM;
  1403. }
  1404. static void be_ctrl_cleanup(struct be_adapter *adapter)
  1405. {
  1406. struct be_dma_mem *mem = &adapter->ctrl.mbox_mem_alloced;
  1407. be_unmap_pci_bars(adapter);
  1408. if (mem->va)
  1409. pci_free_consistent(adapter->pdev, mem->size,
  1410. mem->va, mem->dma);
  1411. }
  1412. /* Initialize the mbox required to send cmds to BE */
  1413. static int be_ctrl_init(struct be_adapter *adapter)
  1414. {
  1415. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1416. struct be_dma_mem *mbox_mem_alloc = &ctrl->mbox_mem_alloced;
  1417. struct be_dma_mem *mbox_mem_align = &ctrl->mbox_mem;
  1418. int status;
  1419. u32 val;
  1420. status = be_map_pci_bars(adapter);
  1421. if (status)
  1422. return status;
  1423. mbox_mem_alloc->size = sizeof(struct be_mcc_mailbox) + 16;
  1424. mbox_mem_alloc->va = pci_alloc_consistent(adapter->pdev,
  1425. mbox_mem_alloc->size, &mbox_mem_alloc->dma);
  1426. if (!mbox_mem_alloc->va) {
  1427. be_unmap_pci_bars(adapter);
  1428. return -1;
  1429. }
  1430. mbox_mem_align->size = sizeof(struct be_mcc_mailbox);
  1431. mbox_mem_align->va = PTR_ALIGN(mbox_mem_alloc->va, 16);
  1432. mbox_mem_align->dma = PTR_ALIGN(mbox_mem_alloc->dma, 16);
  1433. memset(mbox_mem_align->va, 0, sizeof(struct be_mcc_mailbox));
  1434. spin_lock_init(&ctrl->cmd_lock);
  1435. val = ioread32(ctrl->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET);
  1436. ctrl->pci_func = (val >> MEMBAR_CTRL_INT_CTRL_PFUNC_SHIFT) &
  1437. MEMBAR_CTRL_INT_CTRL_PFUNC_MASK;
  1438. return 0;
  1439. }
  1440. static void be_stats_cleanup(struct be_adapter *adapter)
  1441. {
  1442. struct be_stats_obj *stats = &adapter->stats;
  1443. struct be_dma_mem *cmd = &stats->cmd;
  1444. if (cmd->va)
  1445. pci_free_consistent(adapter->pdev, cmd->size,
  1446. cmd->va, cmd->dma);
  1447. }
  1448. static int be_stats_init(struct be_adapter *adapter)
  1449. {
  1450. struct be_stats_obj *stats = &adapter->stats;
  1451. struct be_dma_mem *cmd = &stats->cmd;
  1452. cmd->size = sizeof(struct be_cmd_req_get_stats);
  1453. cmd->va = pci_alloc_consistent(adapter->pdev, cmd->size, &cmd->dma);
  1454. if (cmd->va == NULL)
  1455. return -1;
  1456. return 0;
  1457. }
  1458. static void __devexit be_remove(struct pci_dev *pdev)
  1459. {
  1460. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1461. if (!adapter)
  1462. return;
  1463. unregister_netdev(adapter->netdev);
  1464. be_stats_cleanup(adapter);
  1465. be_ctrl_cleanup(adapter);
  1466. if (adapter->msix_enabled) {
  1467. pci_disable_msix(adapter->pdev);
  1468. adapter->msix_enabled = false;
  1469. }
  1470. pci_set_drvdata(pdev, NULL);
  1471. pci_release_regions(pdev);
  1472. pci_disable_device(pdev);
  1473. free_netdev(adapter->netdev);
  1474. }
  1475. static int be_hw_up(struct be_adapter *adapter)
  1476. {
  1477. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1478. int status;
  1479. status = be_cmd_POST(ctrl);
  1480. if (status)
  1481. return status;
  1482. status = be_cmd_get_fw_ver(ctrl, adapter->fw_ver);
  1483. if (status)
  1484. return status;
  1485. status = be_cmd_query_fw_cfg(ctrl, &adapter->port_num);
  1486. return status;
  1487. }
  1488. static int __devinit be_probe(struct pci_dev *pdev,
  1489. const struct pci_device_id *pdev_id)
  1490. {
  1491. int status = 0;
  1492. struct be_adapter *adapter;
  1493. struct net_device *netdev;
  1494. struct be_ctrl_info *ctrl;
  1495. u8 mac[ETH_ALEN];
  1496. status = pci_enable_device(pdev);
  1497. if (status)
  1498. goto do_none;
  1499. status = pci_request_regions(pdev, DRV_NAME);
  1500. if (status)
  1501. goto disable_dev;
  1502. pci_set_master(pdev);
  1503. netdev = alloc_etherdev(sizeof(struct be_adapter));
  1504. if (netdev == NULL) {
  1505. status = -ENOMEM;
  1506. goto rel_reg;
  1507. }
  1508. adapter = netdev_priv(netdev);
  1509. adapter->pdev = pdev;
  1510. pci_set_drvdata(pdev, adapter);
  1511. adapter->netdev = netdev;
  1512. be_msix_enable(adapter);
  1513. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
  1514. if (!status) {
  1515. netdev->features |= NETIF_F_HIGHDMA;
  1516. } else {
  1517. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  1518. if (status) {
  1519. dev_err(&pdev->dev, "Could not set PCI DMA Mask\n");
  1520. goto free_netdev;
  1521. }
  1522. }
  1523. ctrl = &adapter->ctrl;
  1524. status = be_ctrl_init(adapter);
  1525. if (status)
  1526. goto free_netdev;
  1527. status = be_stats_init(adapter);
  1528. if (status)
  1529. goto ctrl_clean;
  1530. status = be_hw_up(adapter);
  1531. if (status)
  1532. goto stats_clean;
  1533. status = be_cmd_mac_addr_query(ctrl, mac, MAC_ADDRESS_TYPE_NETWORK,
  1534. true /* permanent */, 0);
  1535. if (status)
  1536. goto stats_clean;
  1537. memcpy(netdev->dev_addr, mac, ETH_ALEN);
  1538. INIT_DELAYED_WORK(&adapter->work, be_worker);
  1539. be_netdev_init(netdev);
  1540. SET_NETDEV_DEV(netdev, &adapter->pdev->dev);
  1541. status = register_netdev(netdev);
  1542. if (status != 0)
  1543. goto stats_clean;
  1544. dev_info(&pdev->dev, "%s port %d\n", nic_name(pdev), adapter->port_num);
  1545. return 0;
  1546. stats_clean:
  1547. be_stats_cleanup(adapter);
  1548. ctrl_clean:
  1549. be_ctrl_cleanup(adapter);
  1550. free_netdev:
  1551. free_netdev(adapter->netdev);
  1552. rel_reg:
  1553. pci_release_regions(pdev);
  1554. disable_dev:
  1555. pci_disable_device(pdev);
  1556. do_none:
  1557. dev_err(&pdev->dev, "%s initialization failed\n", nic_name(pdev));
  1558. return status;
  1559. }
  1560. static int be_suspend(struct pci_dev *pdev, pm_message_t state)
  1561. {
  1562. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1563. struct net_device *netdev = adapter->netdev;
  1564. netif_device_detach(netdev);
  1565. if (netif_running(netdev)) {
  1566. rtnl_lock();
  1567. be_close(netdev);
  1568. rtnl_unlock();
  1569. }
  1570. pci_save_state(pdev);
  1571. pci_disable_device(pdev);
  1572. pci_set_power_state(pdev, pci_choose_state(pdev, state));
  1573. return 0;
  1574. }
  1575. static int be_resume(struct pci_dev *pdev)
  1576. {
  1577. int status = 0;
  1578. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1579. struct net_device *netdev = adapter->netdev;
  1580. netif_device_detach(netdev);
  1581. status = pci_enable_device(pdev);
  1582. if (status)
  1583. return status;
  1584. pci_set_power_state(pdev, 0);
  1585. pci_restore_state(pdev);
  1586. if (netif_running(netdev)) {
  1587. rtnl_lock();
  1588. be_open(netdev);
  1589. rtnl_unlock();
  1590. }
  1591. netif_device_attach(netdev);
  1592. return 0;
  1593. }
  1594. static struct pci_driver be_driver = {
  1595. .name = DRV_NAME,
  1596. .id_table = be_dev_ids,
  1597. .probe = be_probe,
  1598. .remove = be_remove,
  1599. .suspend = be_suspend,
  1600. .resume = be_resume
  1601. };
  1602. static int __init be_init_module(void)
  1603. {
  1604. if (rx_frag_size != 8192 && rx_frag_size != 4096
  1605. && rx_frag_size != 2048) {
  1606. printk(KERN_WARNING DRV_NAME
  1607. " : Module param rx_frag_size must be 2048/4096/8192."
  1608. " Using 2048\n");
  1609. rx_frag_size = 2048;
  1610. }
  1611. /* Ensure rx_frag_size is aligned to chache line */
  1612. if (SKB_DATA_ALIGN(rx_frag_size) != rx_frag_size) {
  1613. printk(KERN_WARNING DRV_NAME
  1614. " : Bad module param rx_frag_size. Using 2048\n");
  1615. rx_frag_size = 2048;
  1616. }
  1617. return pci_register_driver(&be_driver);
  1618. }
  1619. module_init(be_init_module);
  1620. static void __exit be_exit_module(void)
  1621. {
  1622. pci_unregister_driver(&be_driver);
  1623. }
  1624. module_exit(be_exit_module);