at91sam9g20.dtsi 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210
  1. /*
  2. * at91sam9g20.dtsi - Device Tree Include file for AT91SAM9G20 family SoC
  3. *
  4. * Copyright (C) 2011 Atmel,
  5. * 2011 Nicolas Ferre <nicolas.ferre@atmel.com>,
  6. * 2011 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
  7. *
  8. * Licensed under GPLv2 or later.
  9. */
  10. /include/ "skeleton.dtsi"
  11. / {
  12. model = "Atmel AT91SAM9G20 family SoC";
  13. compatible = "atmel,at91sam9g20";
  14. interrupt-parent = <&aic>;
  15. aliases {
  16. serial0 = &dbgu;
  17. serial1 = &usart0;
  18. serial2 = &usart1;
  19. serial3 = &usart2;
  20. serial4 = &usart3;
  21. serial5 = &usart4;
  22. serial6 = &usart5;
  23. gpio0 = &pioA;
  24. gpio1 = &pioB;
  25. gpio2 = &pioC;
  26. tcb0 = &tcb0;
  27. tcb1 = &tcb1;
  28. };
  29. cpus {
  30. cpu@0 {
  31. compatible = "arm,arm926ejs";
  32. };
  33. };
  34. memory@20000000 {
  35. reg = <0x20000000 0x08000000>;
  36. };
  37. ahb {
  38. compatible = "simple-bus";
  39. #address-cells = <1>;
  40. #size-cells = <1>;
  41. ranges;
  42. apb {
  43. compatible = "simple-bus";
  44. #address-cells = <1>;
  45. #size-cells = <1>;
  46. ranges;
  47. aic: interrupt-controller@fffff000 {
  48. #interrupt-cells = <2>;
  49. compatible = "atmel,at91rm9200-aic";
  50. interrupt-controller;
  51. interrupt-parent;
  52. reg = <0xfffff000 0x200>;
  53. };
  54. pmc: pmc@fffffc00 {
  55. compatible = "atmel,at91rm9200-pmc";
  56. reg = <0xfffffc00 0x100>;
  57. };
  58. pit: timer@fffffd30 {
  59. compatible = "atmel,at91sam9260-pit";
  60. reg = <0xfffffd30 0xf>;
  61. interrupts = <1 4>;
  62. };
  63. tcb0: timer@fffa0000 {
  64. compatible = "atmel,at91rm9200-tcb";
  65. reg = <0xfffa0000 0x100>;
  66. interrupts = <17 4 18 4 19 4>;
  67. };
  68. tcb1: timer@fffdc000 {
  69. compatible = "atmel,at91rm9200-tcb";
  70. reg = <0xfffdc000 0x100>;
  71. interrupts = <26 4 27 4 28 4>;
  72. };
  73. pioA: gpio@fffff400 {
  74. compatible = "atmel,at91rm9200-gpio";
  75. reg = <0xfffff400 0x100>;
  76. interrupts = <2 4>;
  77. #gpio-cells = <2>;
  78. gpio-controller;
  79. interrupt-controller;
  80. };
  81. pioB: gpio@fffff600 {
  82. compatible = "atmel,at91rm9200-gpio";
  83. reg = <0xfffff600 0x100>;
  84. interrupts = <3 4>;
  85. #gpio-cells = <2>;
  86. gpio-controller;
  87. interrupt-controller;
  88. };
  89. pioC: gpio@fffff800 {
  90. compatible = "atmel,at91rm9200-gpio";
  91. reg = <0xfffff800 0x100>;
  92. interrupts = <4 4>;
  93. #gpio-cells = <2>;
  94. gpio-controller;
  95. interrupt-controller;
  96. };
  97. dbgu: serial@fffff200 {
  98. compatible = "atmel,at91sam9260-usart";
  99. reg = <0xfffff200 0x200>;
  100. interrupts = <1 4>;
  101. status = "disabled";
  102. };
  103. usart0: serial@fffb0000 {
  104. compatible = "atmel,at91sam9260-usart";
  105. reg = <0xfffb0000 0x200>;
  106. interrupts = <6 4>;
  107. atmel,use-dma-rx;
  108. atmel,use-dma-tx;
  109. status = "disabled";
  110. };
  111. usart1: serial@fffb4000 {
  112. compatible = "atmel,at91sam9260-usart";
  113. reg = <0xfffb4000 0x200>;
  114. interrupts = <7 4>;
  115. atmel,use-dma-rx;
  116. atmel,use-dma-tx;
  117. status = "disabled";
  118. };
  119. usart2: serial@fffb8000 {
  120. compatible = "atmel,at91sam9260-usart";
  121. reg = <0xfffb8000 0x200>;
  122. interrupts = <8 4>;
  123. atmel,use-dma-rx;
  124. atmel,use-dma-tx;
  125. status = "disabled";
  126. };
  127. usart3: serial@fffd0000 {
  128. compatible = "atmel,at91sam9260-usart";
  129. reg = <0xfffd0000 0x200>;
  130. interrupts = <23 4>;
  131. atmel,use-dma-rx;
  132. atmel,use-dma-tx;
  133. status = "disabled";
  134. };
  135. usart4: serial@fffd4000 {
  136. compatible = "atmel,at91sam9260-usart";
  137. reg = <0xfffd4000 0x200>;
  138. interrupts = <24 4>;
  139. atmel,use-dma-rx;
  140. atmel,use-dma-tx;
  141. status = "disabled";
  142. };
  143. usart5: serial@fffd8000 {
  144. compatible = "atmel,at91sam9260-usart";
  145. reg = <0xfffd8000 0x200>;
  146. interrupts = <25 4>;
  147. atmel,use-dma-rx;
  148. atmel,use-dma-tx;
  149. status = "disabled";
  150. };
  151. macb0: ethernet@fffc4000 {
  152. compatible = "cdns,at32ap7000-macb", "cdns,macb";
  153. reg = <0xfffc4000 0x100>;
  154. interrupts = <21 4>;
  155. status = "disabled";
  156. };
  157. };
  158. nand0: nand@40000000 {
  159. compatible = "atmel,at91rm9200-nand";
  160. #address-cells = <1>;
  161. #size-cells = <1>;
  162. reg = <0x40000000 0x10000000
  163. 0xffffe800 0x200
  164. >;
  165. atmel,nand-addr-offset = <21>;
  166. atmel,nand-cmd-offset = <22>;
  167. gpios = <&pioC 13 0
  168. &pioC 14 0
  169. 0
  170. >;
  171. status = "disabled";
  172. };
  173. };
  174. i2c@0 {
  175. compatible = "i2c-gpio";
  176. gpios = <&pioA 23 0 /* sda */
  177. &pioA 24 0 /* scl */
  178. >;
  179. i2c-gpio,sda-open-drain;
  180. i2c-gpio,scl-open-drain;
  181. i2c-gpio,delay-us = <2>; /* ~100 kHz */
  182. #address-cells = <1>;
  183. #size-cells = <0>;
  184. status = "disabled";
  185. };
  186. };