irq_comm.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477
  1. /*
  2. * irq_comm.c: Common API for in kernel interrupt controller
  3. * Copyright (c) 2007, Intel Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms and conditions of the GNU General Public License,
  7. * version 2, as published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc., 59 Temple
  16. * Place - Suite 330, Boston, MA 02111-1307 USA.
  17. * Authors:
  18. * Yaozu (Eddie) Dong <Eddie.dong@intel.com>
  19. *
  20. * Copyright 2010 Red Hat, Inc. and/or its affiliates.
  21. */
  22. #include <linux/kvm_host.h>
  23. #include <linux/slab.h>
  24. #include <trace/events/kvm.h>
  25. #include <asm/msidef.h>
  26. #ifdef CONFIG_IA64
  27. #include <asm/iosapic.h>
  28. #endif
  29. #include "irq.h"
  30. #include "ioapic.h"
  31. static int kvm_set_pic_irq(struct kvm_kernel_irq_routing_entry *e,
  32. struct kvm *kvm, int irq_source_id, int level)
  33. {
  34. #ifdef CONFIG_X86
  35. struct kvm_pic *pic = pic_irqchip(kvm);
  36. return kvm_pic_set_irq(pic, e->irqchip.pin, irq_source_id, level);
  37. #else
  38. return -1;
  39. #endif
  40. }
  41. static int kvm_set_ioapic_irq(struct kvm_kernel_irq_routing_entry *e,
  42. struct kvm *kvm, int irq_source_id, int level)
  43. {
  44. struct kvm_ioapic *ioapic = kvm->arch.vioapic;
  45. return kvm_ioapic_set_irq(ioapic, e->irqchip.pin, irq_source_id, level);
  46. }
  47. inline static bool kvm_is_dm_lowest_prio(struct kvm_lapic_irq *irq)
  48. {
  49. #ifdef CONFIG_IA64
  50. return irq->delivery_mode ==
  51. (IOSAPIC_LOWEST_PRIORITY << IOSAPIC_DELIVERY_SHIFT);
  52. #else
  53. return irq->delivery_mode == APIC_DM_LOWEST;
  54. #endif
  55. }
  56. int kvm_irq_delivery_to_apic(struct kvm *kvm, struct kvm_lapic *src,
  57. struct kvm_lapic_irq *irq)
  58. {
  59. int i, r = -1;
  60. struct kvm_vcpu *vcpu, *lowest = NULL;
  61. if (irq->dest_mode == 0 && irq->dest_id == 0xff &&
  62. kvm_is_dm_lowest_prio(irq)) {
  63. printk(KERN_INFO "kvm: apic: phys broadcast and lowest prio\n");
  64. irq->delivery_mode = APIC_DM_FIXED;
  65. }
  66. if (kvm_irq_delivery_to_apic_fast(kvm, src, irq, &r))
  67. return r;
  68. kvm_for_each_vcpu(i, vcpu, kvm) {
  69. if (!kvm_apic_present(vcpu))
  70. continue;
  71. if (!kvm_apic_match_dest(vcpu, src, irq->shorthand,
  72. irq->dest_id, irq->dest_mode))
  73. continue;
  74. if (!kvm_is_dm_lowest_prio(irq)) {
  75. if (r < 0)
  76. r = 0;
  77. r += kvm_apic_set_irq(vcpu, irq);
  78. } else if (kvm_lapic_enabled(vcpu)) {
  79. if (!lowest)
  80. lowest = vcpu;
  81. else if (kvm_apic_compare_prio(vcpu, lowest) < 0)
  82. lowest = vcpu;
  83. }
  84. }
  85. if (lowest)
  86. r = kvm_apic_set_irq(lowest, irq);
  87. return r;
  88. }
  89. int kvm_set_msi(struct kvm_kernel_irq_routing_entry *e,
  90. struct kvm *kvm, int irq_source_id, int level)
  91. {
  92. struct kvm_lapic_irq irq;
  93. if (!level)
  94. return -1;
  95. trace_kvm_msi_set_irq(e->msi.address_lo, e->msi.data);
  96. irq.dest_id = (e->msi.address_lo &
  97. MSI_ADDR_DEST_ID_MASK) >> MSI_ADDR_DEST_ID_SHIFT;
  98. irq.vector = (e->msi.data &
  99. MSI_DATA_VECTOR_MASK) >> MSI_DATA_VECTOR_SHIFT;
  100. irq.dest_mode = (1 << MSI_ADDR_DEST_MODE_SHIFT) & e->msi.address_lo;
  101. irq.trig_mode = (1 << MSI_DATA_TRIGGER_SHIFT) & e->msi.data;
  102. irq.delivery_mode = e->msi.data & 0x700;
  103. irq.level = 1;
  104. irq.shorthand = 0;
  105. /* TODO Deal with RH bit of MSI message address */
  106. return kvm_irq_delivery_to_apic(kvm, NULL, &irq);
  107. }
  108. int kvm_send_userspace_msi(struct kvm *kvm, struct kvm_msi *msi)
  109. {
  110. struct kvm_kernel_irq_routing_entry route;
  111. if (!irqchip_in_kernel(kvm) || msi->flags != 0)
  112. return -EINVAL;
  113. route.msi.address_lo = msi->address_lo;
  114. route.msi.address_hi = msi->address_hi;
  115. route.msi.data = msi->data;
  116. return kvm_set_msi(&route, kvm, KVM_USERSPACE_IRQ_SOURCE_ID, 1);
  117. }
  118. /*
  119. * Return value:
  120. * < 0 Interrupt was ignored (masked or not delivered for other reasons)
  121. * = 0 Interrupt was coalesced (previous irq is still pending)
  122. * > 0 Number of CPUs interrupt was delivered to
  123. */
  124. int kvm_set_irq(struct kvm *kvm, int irq_source_id, u32 irq, int level)
  125. {
  126. struct kvm_kernel_irq_routing_entry *e, irq_set[KVM_NR_IRQCHIPS];
  127. int ret = -1, i = 0;
  128. struct kvm_irq_routing_table *irq_rt;
  129. struct hlist_node *n;
  130. trace_kvm_set_irq(irq, level, irq_source_id);
  131. /* Not possible to detect if the guest uses the PIC or the
  132. * IOAPIC. So set the bit in both. The guest will ignore
  133. * writes to the unused one.
  134. */
  135. rcu_read_lock();
  136. irq_rt = rcu_dereference(kvm->irq_routing);
  137. if (irq < irq_rt->nr_rt_entries)
  138. hlist_for_each_entry(e, n, &irq_rt->map[irq], link)
  139. irq_set[i++] = *e;
  140. rcu_read_unlock();
  141. while(i--) {
  142. int r;
  143. r = irq_set[i].set(&irq_set[i], kvm, irq_source_id, level);
  144. if (r < 0)
  145. continue;
  146. ret = r + ((ret < 0) ? 0 : ret);
  147. }
  148. return ret;
  149. }
  150. void kvm_notify_acked_irq(struct kvm *kvm, unsigned irqchip, unsigned pin)
  151. {
  152. struct kvm_irq_ack_notifier *kian;
  153. struct hlist_node *n;
  154. int gsi;
  155. trace_kvm_ack_irq(irqchip, pin);
  156. rcu_read_lock();
  157. gsi = rcu_dereference(kvm->irq_routing)->chip[irqchip][pin];
  158. if (gsi != -1)
  159. hlist_for_each_entry_rcu(kian, n, &kvm->irq_ack_notifier_list,
  160. link)
  161. if (kian->gsi == gsi)
  162. kian->irq_acked(kian);
  163. rcu_read_unlock();
  164. }
  165. void kvm_register_irq_ack_notifier(struct kvm *kvm,
  166. struct kvm_irq_ack_notifier *kian)
  167. {
  168. mutex_lock(&kvm->irq_lock);
  169. hlist_add_head_rcu(&kian->link, &kvm->irq_ack_notifier_list);
  170. mutex_unlock(&kvm->irq_lock);
  171. }
  172. void kvm_unregister_irq_ack_notifier(struct kvm *kvm,
  173. struct kvm_irq_ack_notifier *kian)
  174. {
  175. mutex_lock(&kvm->irq_lock);
  176. hlist_del_init_rcu(&kian->link);
  177. mutex_unlock(&kvm->irq_lock);
  178. synchronize_rcu();
  179. }
  180. int kvm_request_irq_source_id(struct kvm *kvm)
  181. {
  182. unsigned long *bitmap = &kvm->arch.irq_sources_bitmap;
  183. int irq_source_id;
  184. mutex_lock(&kvm->irq_lock);
  185. irq_source_id = find_first_zero_bit(bitmap, BITS_PER_LONG);
  186. if (irq_source_id >= BITS_PER_LONG) {
  187. printk(KERN_WARNING "kvm: exhaust allocatable IRQ sources!\n");
  188. irq_source_id = -EFAULT;
  189. goto unlock;
  190. }
  191. ASSERT(irq_source_id != KVM_USERSPACE_IRQ_SOURCE_ID);
  192. #ifdef CONFIG_X86
  193. ASSERT(irq_source_id != KVM_IRQFD_RESAMPLE_IRQ_SOURCE_ID);
  194. #endif
  195. set_bit(irq_source_id, bitmap);
  196. unlock:
  197. mutex_unlock(&kvm->irq_lock);
  198. return irq_source_id;
  199. }
  200. void kvm_free_irq_source_id(struct kvm *kvm, int irq_source_id)
  201. {
  202. ASSERT(irq_source_id != KVM_USERSPACE_IRQ_SOURCE_ID);
  203. #ifdef CONFIG_X86
  204. ASSERT(irq_source_id != KVM_IRQFD_RESAMPLE_IRQ_SOURCE_ID);
  205. #endif
  206. mutex_lock(&kvm->irq_lock);
  207. if (irq_source_id < 0 ||
  208. irq_source_id >= BITS_PER_LONG) {
  209. printk(KERN_ERR "kvm: IRQ source ID out of range!\n");
  210. goto unlock;
  211. }
  212. clear_bit(irq_source_id, &kvm->arch.irq_sources_bitmap);
  213. if (!irqchip_in_kernel(kvm))
  214. goto unlock;
  215. kvm_ioapic_clear_all(kvm->arch.vioapic, irq_source_id);
  216. #ifdef CONFIG_X86
  217. kvm_pic_clear_all(pic_irqchip(kvm), irq_source_id);
  218. #endif
  219. unlock:
  220. mutex_unlock(&kvm->irq_lock);
  221. }
  222. void kvm_register_irq_mask_notifier(struct kvm *kvm, int irq,
  223. struct kvm_irq_mask_notifier *kimn)
  224. {
  225. mutex_lock(&kvm->irq_lock);
  226. kimn->irq = irq;
  227. hlist_add_head_rcu(&kimn->link, &kvm->mask_notifier_list);
  228. mutex_unlock(&kvm->irq_lock);
  229. }
  230. void kvm_unregister_irq_mask_notifier(struct kvm *kvm, int irq,
  231. struct kvm_irq_mask_notifier *kimn)
  232. {
  233. mutex_lock(&kvm->irq_lock);
  234. hlist_del_rcu(&kimn->link);
  235. mutex_unlock(&kvm->irq_lock);
  236. synchronize_rcu();
  237. }
  238. void kvm_fire_mask_notifiers(struct kvm *kvm, unsigned irqchip, unsigned pin,
  239. bool mask)
  240. {
  241. struct kvm_irq_mask_notifier *kimn;
  242. struct hlist_node *n;
  243. int gsi;
  244. rcu_read_lock();
  245. gsi = rcu_dereference(kvm->irq_routing)->chip[irqchip][pin];
  246. if (gsi != -1)
  247. hlist_for_each_entry_rcu(kimn, n, &kvm->mask_notifier_list, link)
  248. if (kimn->irq == gsi)
  249. kimn->func(kimn, mask);
  250. rcu_read_unlock();
  251. }
  252. void kvm_free_irq_routing(struct kvm *kvm)
  253. {
  254. /* Called only during vm destruction. Nobody can use the pointer
  255. at this stage */
  256. kfree(kvm->irq_routing);
  257. }
  258. static int setup_routing_entry(struct kvm_irq_routing_table *rt,
  259. struct kvm_kernel_irq_routing_entry *e,
  260. const struct kvm_irq_routing_entry *ue)
  261. {
  262. int r = -EINVAL;
  263. int delta;
  264. unsigned max_pin;
  265. struct kvm_kernel_irq_routing_entry *ei;
  266. struct hlist_node *n;
  267. /*
  268. * Do not allow GSI to be mapped to the same irqchip more than once.
  269. * Allow only one to one mapping between GSI and MSI.
  270. */
  271. hlist_for_each_entry(ei, n, &rt->map[ue->gsi], link)
  272. if (ei->type == KVM_IRQ_ROUTING_MSI ||
  273. ue->type == KVM_IRQ_ROUTING_MSI ||
  274. ue->u.irqchip.irqchip == ei->irqchip.irqchip)
  275. return r;
  276. e->gsi = ue->gsi;
  277. e->type = ue->type;
  278. switch (ue->type) {
  279. case KVM_IRQ_ROUTING_IRQCHIP:
  280. delta = 0;
  281. switch (ue->u.irqchip.irqchip) {
  282. case KVM_IRQCHIP_PIC_MASTER:
  283. e->set = kvm_set_pic_irq;
  284. max_pin = PIC_NUM_PINS;
  285. break;
  286. case KVM_IRQCHIP_PIC_SLAVE:
  287. e->set = kvm_set_pic_irq;
  288. max_pin = PIC_NUM_PINS;
  289. delta = 8;
  290. break;
  291. case KVM_IRQCHIP_IOAPIC:
  292. max_pin = KVM_IOAPIC_NUM_PINS;
  293. e->set = kvm_set_ioapic_irq;
  294. break;
  295. default:
  296. goto out;
  297. }
  298. e->irqchip.irqchip = ue->u.irqchip.irqchip;
  299. e->irqchip.pin = ue->u.irqchip.pin + delta;
  300. if (e->irqchip.pin >= max_pin)
  301. goto out;
  302. rt->chip[ue->u.irqchip.irqchip][e->irqchip.pin] = ue->gsi;
  303. break;
  304. case KVM_IRQ_ROUTING_MSI:
  305. e->set = kvm_set_msi;
  306. e->msi.address_lo = ue->u.msi.address_lo;
  307. e->msi.address_hi = ue->u.msi.address_hi;
  308. e->msi.data = ue->u.msi.data;
  309. break;
  310. default:
  311. goto out;
  312. }
  313. hlist_add_head(&e->link, &rt->map[e->gsi]);
  314. r = 0;
  315. out:
  316. return r;
  317. }
  318. int kvm_set_irq_routing(struct kvm *kvm,
  319. const struct kvm_irq_routing_entry *ue,
  320. unsigned nr,
  321. unsigned flags)
  322. {
  323. struct kvm_irq_routing_table *new, *old;
  324. u32 i, j, nr_rt_entries = 0;
  325. int r;
  326. for (i = 0; i < nr; ++i) {
  327. if (ue[i].gsi >= KVM_MAX_IRQ_ROUTES)
  328. return -EINVAL;
  329. nr_rt_entries = max(nr_rt_entries, ue[i].gsi);
  330. }
  331. nr_rt_entries += 1;
  332. new = kzalloc(sizeof(*new) + (nr_rt_entries * sizeof(struct hlist_head))
  333. + (nr * sizeof(struct kvm_kernel_irq_routing_entry)),
  334. GFP_KERNEL);
  335. if (!new)
  336. return -ENOMEM;
  337. new->rt_entries = (void *)&new->map[nr_rt_entries];
  338. new->nr_rt_entries = nr_rt_entries;
  339. for (i = 0; i < 3; i++)
  340. for (j = 0; j < KVM_IOAPIC_NUM_PINS; j++)
  341. new->chip[i][j] = -1;
  342. for (i = 0; i < nr; ++i) {
  343. r = -EINVAL;
  344. if (ue->flags)
  345. goto out;
  346. r = setup_routing_entry(new, &new->rt_entries[i], ue);
  347. if (r)
  348. goto out;
  349. ++ue;
  350. }
  351. mutex_lock(&kvm->irq_lock);
  352. old = kvm->irq_routing;
  353. kvm_irq_routing_update(kvm, new);
  354. mutex_unlock(&kvm->irq_lock);
  355. synchronize_rcu();
  356. new = old;
  357. r = 0;
  358. out:
  359. kfree(new);
  360. return r;
  361. }
  362. #define IOAPIC_ROUTING_ENTRY(irq) \
  363. { .gsi = irq, .type = KVM_IRQ_ROUTING_IRQCHIP, \
  364. .u.irqchip.irqchip = KVM_IRQCHIP_IOAPIC, .u.irqchip.pin = (irq) }
  365. #define ROUTING_ENTRY1(irq) IOAPIC_ROUTING_ENTRY(irq)
  366. #ifdef CONFIG_X86
  367. # define PIC_ROUTING_ENTRY(irq) \
  368. { .gsi = irq, .type = KVM_IRQ_ROUTING_IRQCHIP, \
  369. .u.irqchip.irqchip = SELECT_PIC(irq), .u.irqchip.pin = (irq) % 8 }
  370. # define ROUTING_ENTRY2(irq) \
  371. IOAPIC_ROUTING_ENTRY(irq), PIC_ROUTING_ENTRY(irq)
  372. #else
  373. # define ROUTING_ENTRY2(irq) \
  374. IOAPIC_ROUTING_ENTRY(irq)
  375. #endif
  376. static const struct kvm_irq_routing_entry default_routing[] = {
  377. ROUTING_ENTRY2(0), ROUTING_ENTRY2(1),
  378. ROUTING_ENTRY2(2), ROUTING_ENTRY2(3),
  379. ROUTING_ENTRY2(4), ROUTING_ENTRY2(5),
  380. ROUTING_ENTRY2(6), ROUTING_ENTRY2(7),
  381. ROUTING_ENTRY2(8), ROUTING_ENTRY2(9),
  382. ROUTING_ENTRY2(10), ROUTING_ENTRY2(11),
  383. ROUTING_ENTRY2(12), ROUTING_ENTRY2(13),
  384. ROUTING_ENTRY2(14), ROUTING_ENTRY2(15),
  385. ROUTING_ENTRY1(16), ROUTING_ENTRY1(17),
  386. ROUTING_ENTRY1(18), ROUTING_ENTRY1(19),
  387. ROUTING_ENTRY1(20), ROUTING_ENTRY1(21),
  388. ROUTING_ENTRY1(22), ROUTING_ENTRY1(23),
  389. #ifdef CONFIG_IA64
  390. ROUTING_ENTRY1(24), ROUTING_ENTRY1(25),
  391. ROUTING_ENTRY1(26), ROUTING_ENTRY1(27),
  392. ROUTING_ENTRY1(28), ROUTING_ENTRY1(29),
  393. ROUTING_ENTRY1(30), ROUTING_ENTRY1(31),
  394. ROUTING_ENTRY1(32), ROUTING_ENTRY1(33),
  395. ROUTING_ENTRY1(34), ROUTING_ENTRY1(35),
  396. ROUTING_ENTRY1(36), ROUTING_ENTRY1(37),
  397. ROUTING_ENTRY1(38), ROUTING_ENTRY1(39),
  398. ROUTING_ENTRY1(40), ROUTING_ENTRY1(41),
  399. ROUTING_ENTRY1(42), ROUTING_ENTRY1(43),
  400. ROUTING_ENTRY1(44), ROUTING_ENTRY1(45),
  401. ROUTING_ENTRY1(46), ROUTING_ENTRY1(47),
  402. #endif
  403. };
  404. int kvm_setup_default_irq_routing(struct kvm *kvm)
  405. {
  406. return kvm_set_irq_routing(kvm, default_routing,
  407. ARRAY_SIZE(default_routing), 0);
  408. }