setup.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662
  1. /*
  2. * 64-bit pSeries and RS/6000 setup code.
  3. *
  4. * Copyright (C) 1995 Linus Torvalds
  5. * Adapted from 'alpha' version by Gary Thomas
  6. * Modified by Cort Dougan (cort@cs.nmt.edu)
  7. * Modified by PPC64 Team, IBM Corp
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License
  11. * as published by the Free Software Foundation; either version
  12. * 2 of the License, or (at your option) any later version.
  13. */
  14. /*
  15. * bootup setup stuff..
  16. */
  17. #include <linux/cpu.h>
  18. #include <linux/errno.h>
  19. #include <linux/sched.h>
  20. #include <linux/kernel.h>
  21. #include <linux/mm.h>
  22. #include <linux/stddef.h>
  23. #include <linux/unistd.h>
  24. #include <linux/user.h>
  25. #include <linux/tty.h>
  26. #include <linux/major.h>
  27. #include <linux/interrupt.h>
  28. #include <linux/reboot.h>
  29. #include <linux/init.h>
  30. #include <linux/ioport.h>
  31. #include <linux/console.h>
  32. #include <linux/pci.h>
  33. #include <linux/utsname.h>
  34. #include <linux/adb.h>
  35. #include <linux/export.h>
  36. #include <linux/delay.h>
  37. #include <linux/irq.h>
  38. #include <linux/seq_file.h>
  39. #include <linux/root_dev.h>
  40. #include <linux/cpuidle.h>
  41. #include <asm/mmu.h>
  42. #include <asm/processor.h>
  43. #include <asm/io.h>
  44. #include <asm/pgtable.h>
  45. #include <asm/prom.h>
  46. #include <asm/rtas.h>
  47. #include <asm/pci-bridge.h>
  48. #include <asm/iommu.h>
  49. #include <asm/dma.h>
  50. #include <asm/machdep.h>
  51. #include <asm/irq.h>
  52. #include <asm/time.h>
  53. #include <asm/nvram.h>
  54. #include <asm/pmc.h>
  55. #include <asm/mpic.h>
  56. #include <asm/xics.h>
  57. #include <asm/ppc-pci.h>
  58. #include <asm/i8259.h>
  59. #include <asm/udbg.h>
  60. #include <asm/smp.h>
  61. #include <asm/firmware.h>
  62. #include <asm/eeh.h>
  63. #include <asm/pSeries_reconfig.h>
  64. #include "plpar_wrappers.h"
  65. #include "pseries.h"
  66. int CMO_PrPSP = -1;
  67. int CMO_SecPSP = -1;
  68. unsigned long CMO_PageSize = (ASM_CONST(1) << IOMMU_PAGE_SHIFT);
  69. EXPORT_SYMBOL(CMO_PageSize);
  70. int fwnmi_active; /* TRUE if an FWNMI handler is present */
  71. static struct device_node *pSeries_mpic_node;
  72. static void pSeries_show_cpuinfo(struct seq_file *m)
  73. {
  74. struct device_node *root;
  75. const char *model = "";
  76. root = of_find_node_by_path("/");
  77. if (root)
  78. model = of_get_property(root, "model", NULL);
  79. seq_printf(m, "machine\t\t: CHRP %s\n", model);
  80. of_node_put(root);
  81. }
  82. /* Initialize firmware assisted non-maskable interrupts if
  83. * the firmware supports this feature.
  84. */
  85. static void __init fwnmi_init(void)
  86. {
  87. unsigned long system_reset_addr, machine_check_addr;
  88. int ibm_nmi_register = rtas_token("ibm,nmi-register");
  89. if (ibm_nmi_register == RTAS_UNKNOWN_SERVICE)
  90. return;
  91. /* If the kernel's not linked at zero we point the firmware at low
  92. * addresses anyway, and use a trampoline to get to the real code. */
  93. system_reset_addr = __pa(system_reset_fwnmi) - PHYSICAL_START;
  94. machine_check_addr = __pa(machine_check_fwnmi) - PHYSICAL_START;
  95. if (0 == rtas_call(ibm_nmi_register, 2, 1, NULL, system_reset_addr,
  96. machine_check_addr))
  97. fwnmi_active = 1;
  98. }
  99. static void pseries_8259_cascade(unsigned int irq, struct irq_desc *desc)
  100. {
  101. struct irq_chip *chip = irq_desc_get_chip(desc);
  102. unsigned int cascade_irq = i8259_irq();
  103. if (cascade_irq != NO_IRQ)
  104. generic_handle_irq(cascade_irq);
  105. chip->irq_eoi(&desc->irq_data);
  106. }
  107. static void __init pseries_setup_i8259_cascade(void)
  108. {
  109. struct device_node *np, *old, *found = NULL;
  110. unsigned int cascade;
  111. const u32 *addrp;
  112. unsigned long intack = 0;
  113. int naddr;
  114. for_each_node_by_type(np, "interrupt-controller") {
  115. if (of_device_is_compatible(np, "chrp,iic")) {
  116. found = np;
  117. break;
  118. }
  119. }
  120. if (found == NULL) {
  121. printk(KERN_DEBUG "pic: no ISA interrupt controller\n");
  122. return;
  123. }
  124. cascade = irq_of_parse_and_map(found, 0);
  125. if (cascade == NO_IRQ) {
  126. printk(KERN_ERR "pic: failed to map cascade interrupt");
  127. return;
  128. }
  129. pr_debug("pic: cascade mapped to irq %d\n", cascade);
  130. for (old = of_node_get(found); old != NULL ; old = np) {
  131. np = of_get_parent(old);
  132. of_node_put(old);
  133. if (np == NULL)
  134. break;
  135. if (strcmp(np->name, "pci") != 0)
  136. continue;
  137. addrp = of_get_property(np, "8259-interrupt-acknowledge", NULL);
  138. if (addrp == NULL)
  139. continue;
  140. naddr = of_n_addr_cells(np);
  141. intack = addrp[naddr-1];
  142. if (naddr > 1)
  143. intack |= ((unsigned long)addrp[naddr-2]) << 32;
  144. }
  145. if (intack)
  146. printk(KERN_DEBUG "pic: PCI 8259 intack at 0x%016lx\n", intack);
  147. i8259_init(found, intack);
  148. of_node_put(found);
  149. irq_set_chained_handler(cascade, pseries_8259_cascade);
  150. }
  151. static void __init pseries_mpic_init_IRQ(void)
  152. {
  153. struct device_node *np;
  154. const unsigned int *opprop;
  155. unsigned long openpic_addr = 0;
  156. int naddr, n, i, opplen;
  157. struct mpic *mpic;
  158. np = of_find_node_by_path("/");
  159. naddr = of_n_addr_cells(np);
  160. opprop = of_get_property(np, "platform-open-pic", &opplen);
  161. if (opprop != 0) {
  162. openpic_addr = of_read_number(opprop, naddr);
  163. printk(KERN_DEBUG "OpenPIC addr: %lx\n", openpic_addr);
  164. }
  165. of_node_put(np);
  166. BUG_ON(openpic_addr == 0);
  167. /* Setup the openpic driver */
  168. mpic = mpic_alloc(pSeries_mpic_node, openpic_addr,
  169. MPIC_NO_RESET, 16, 0, " MPIC ");
  170. BUG_ON(mpic == NULL);
  171. /* Add ISUs */
  172. opplen /= sizeof(u32);
  173. for (n = 0, i = naddr; i < opplen; i += naddr, n++) {
  174. unsigned long isuaddr = of_read_number(opprop + i, naddr);
  175. mpic_assign_isu(mpic, n, isuaddr);
  176. }
  177. /* Setup top-level get_irq */
  178. ppc_md.get_irq = mpic_get_irq;
  179. /* All ISUs are setup, complete initialization */
  180. mpic_init(mpic);
  181. /* Look for cascade */
  182. pseries_setup_i8259_cascade();
  183. }
  184. static void __init pseries_xics_init_IRQ(void)
  185. {
  186. xics_init();
  187. pseries_setup_i8259_cascade();
  188. }
  189. static void pseries_lpar_enable_pmcs(void)
  190. {
  191. unsigned long set, reset;
  192. set = 1UL << 63;
  193. reset = 0;
  194. plpar_hcall_norets(H_PERFMON, set, reset);
  195. }
  196. static void __init pseries_discover_pic(void)
  197. {
  198. struct device_node *np;
  199. const char *typep;
  200. for (np = NULL; (np = of_find_node_by_name(np,
  201. "interrupt-controller"));) {
  202. typep = of_get_property(np, "compatible", NULL);
  203. if (strstr(typep, "open-pic")) {
  204. pSeries_mpic_node = of_node_get(np);
  205. ppc_md.init_IRQ = pseries_mpic_init_IRQ;
  206. setup_kexec_cpu_down_mpic();
  207. smp_init_pseries_mpic();
  208. return;
  209. } else if (strstr(typep, "ppc-xicp")) {
  210. ppc_md.init_IRQ = pseries_xics_init_IRQ;
  211. setup_kexec_cpu_down_xics();
  212. smp_init_pseries_xics();
  213. return;
  214. }
  215. }
  216. printk(KERN_ERR "pSeries_discover_pic: failed to recognize"
  217. " interrupt-controller\n");
  218. }
  219. static int pci_dn_reconfig_notifier(struct notifier_block *nb, unsigned long action, void *node)
  220. {
  221. struct device_node *np = node;
  222. struct pci_dn *pci = NULL;
  223. int err = NOTIFY_OK;
  224. switch (action) {
  225. case PSERIES_RECONFIG_ADD:
  226. pci = np->parent->data;
  227. if (pci) {
  228. update_dn_pci_info(np, pci->phb);
  229. /* Create EEH device for the OF node */
  230. eeh_dev_init(np, pci->phb);
  231. }
  232. break;
  233. default:
  234. err = NOTIFY_DONE;
  235. break;
  236. }
  237. return err;
  238. }
  239. static struct notifier_block pci_dn_reconfig_nb = {
  240. .notifier_call = pci_dn_reconfig_notifier,
  241. };
  242. struct kmem_cache *dtl_cache;
  243. #ifdef CONFIG_VIRT_CPU_ACCOUNTING
  244. /*
  245. * Allocate space for the dispatch trace log for all possible cpus
  246. * and register the buffers with the hypervisor. This is used for
  247. * computing time stolen by the hypervisor.
  248. */
  249. static int alloc_dispatch_logs(void)
  250. {
  251. int cpu, ret;
  252. struct paca_struct *pp;
  253. struct dtl_entry *dtl;
  254. if (!firmware_has_feature(FW_FEATURE_SPLPAR))
  255. return 0;
  256. if (!dtl_cache)
  257. return 0;
  258. for_each_possible_cpu(cpu) {
  259. pp = &paca[cpu];
  260. dtl = kmem_cache_alloc(dtl_cache, GFP_KERNEL);
  261. if (!dtl) {
  262. pr_warn("Failed to allocate dispatch trace log for cpu %d\n",
  263. cpu);
  264. pr_warn("Stolen time statistics will be unreliable\n");
  265. break;
  266. }
  267. pp->dtl_ridx = 0;
  268. pp->dispatch_log = dtl;
  269. pp->dispatch_log_end = dtl + N_DISPATCH_LOG;
  270. pp->dtl_curr = dtl;
  271. }
  272. /* Register the DTL for the current (boot) cpu */
  273. dtl = get_paca()->dispatch_log;
  274. get_paca()->dtl_ridx = 0;
  275. get_paca()->dtl_curr = dtl;
  276. get_paca()->lppaca_ptr->dtl_idx = 0;
  277. /* hypervisor reads buffer length from this field */
  278. dtl->enqueue_to_dispatch_time = DISPATCH_LOG_BYTES;
  279. ret = register_dtl(hard_smp_processor_id(), __pa(dtl));
  280. if (ret)
  281. pr_err("WARNING: DTL registration of cpu %d (hw %d) failed "
  282. "with %d\n", smp_processor_id(),
  283. hard_smp_processor_id(), ret);
  284. get_paca()->lppaca_ptr->dtl_enable_mask = 2;
  285. return 0;
  286. }
  287. #else /* !CONFIG_VIRT_CPU_ACCOUNTING */
  288. static inline int alloc_dispatch_logs(void)
  289. {
  290. return 0;
  291. }
  292. #endif /* CONFIG_VIRT_CPU_ACCOUNTING */
  293. static int alloc_dispatch_log_kmem_cache(void)
  294. {
  295. dtl_cache = kmem_cache_create("dtl", DISPATCH_LOG_BYTES,
  296. DISPATCH_LOG_BYTES, 0, NULL);
  297. if (!dtl_cache) {
  298. pr_warn("Failed to create dispatch trace log buffer cache\n");
  299. pr_warn("Stolen time statistics will be unreliable\n");
  300. return 0;
  301. }
  302. return alloc_dispatch_logs();
  303. }
  304. early_initcall(alloc_dispatch_log_kmem_cache);
  305. static void pSeries_idle(void)
  306. {
  307. /* This would call on the cpuidle framework, and the back-end pseries
  308. * driver to go to idle states
  309. */
  310. if (cpuidle_idle_call()) {
  311. /* On error, execute default handler
  312. * to go into low thread priority and possibly
  313. * low power mode.
  314. */
  315. HMT_low();
  316. HMT_very_low();
  317. }
  318. }
  319. static void __init pSeries_setup_arch(void)
  320. {
  321. panic_timeout = 10;
  322. /* Discover PIC type and setup ppc_md accordingly */
  323. pseries_discover_pic();
  324. /* openpic global configuration register (64-bit format). */
  325. /* openpic Interrupt Source Unit pointer (64-bit format). */
  326. /* python0 facility area (mmio) (64-bit format) REAL address. */
  327. /* init to some ~sane value until calibrate_delay() runs */
  328. loops_per_jiffy = 50000000;
  329. fwnmi_init();
  330. /* By default, only probe PCI (can be overriden by rtas_pci) */
  331. pci_add_flags(PCI_PROBE_ONLY);
  332. /* Find and initialize PCI host bridges */
  333. init_pci_config_tokens();
  334. find_and_init_phbs();
  335. pSeries_reconfig_notifier_register(&pci_dn_reconfig_nb);
  336. pSeries_nvram_init();
  337. if (firmware_has_feature(FW_FEATURE_SPLPAR)) {
  338. vpa_init(boot_cpuid);
  339. ppc_md.power_save = pSeries_idle;
  340. }
  341. if (firmware_has_feature(FW_FEATURE_LPAR))
  342. ppc_md.enable_pmcs = pseries_lpar_enable_pmcs;
  343. else
  344. ppc_md.enable_pmcs = power4_enable_pmcs;
  345. }
  346. static int __init pSeries_init_panel(void)
  347. {
  348. /* Manually leave the kernel version on the panel. */
  349. ppc_md.progress("Linux ppc64\n", 0);
  350. ppc_md.progress(init_utsname()->version, 0);
  351. return 0;
  352. }
  353. machine_arch_initcall(pseries, pSeries_init_panel);
  354. static int pseries_set_dabr(unsigned long dabr, unsigned long dabrx)
  355. {
  356. return plpar_hcall_norets(H_SET_DABR, dabr);
  357. }
  358. static int pseries_set_xdabr(unsigned long dabr, unsigned long dabrx)
  359. {
  360. /* Have to set at least one bit in the DABRX according to PAPR */
  361. if (dabrx == 0 && dabr == 0)
  362. dabrx = DABRX_USER;
  363. /* PAPR says we can only set kernel and user bits */
  364. dabrx &= DABRX_KERNEL | DABRX_USER;
  365. return plpar_hcall_norets(H_SET_XDABR, dabr, dabrx);
  366. }
  367. #define CMO_CHARACTERISTICS_TOKEN 44
  368. #define CMO_MAXLENGTH 1026
  369. void pSeries_coalesce_init(void)
  370. {
  371. struct hvcall_mpp_x_data mpp_x_data;
  372. if (firmware_has_feature(FW_FEATURE_CMO) && !h_get_mpp_x(&mpp_x_data))
  373. powerpc_firmware_features |= FW_FEATURE_XCMO;
  374. else
  375. powerpc_firmware_features &= ~FW_FEATURE_XCMO;
  376. }
  377. /**
  378. * fw_cmo_feature_init - FW_FEATURE_CMO is not stored in ibm,hypertas-functions,
  379. * handle that here. (Stolen from parse_system_parameter_string)
  380. */
  381. void pSeries_cmo_feature_init(void)
  382. {
  383. char *ptr, *key, *value, *end;
  384. int call_status;
  385. int page_order = IOMMU_PAGE_SHIFT;
  386. pr_debug(" -> fw_cmo_feature_init()\n");
  387. spin_lock(&rtas_data_buf_lock);
  388. memset(rtas_data_buf, 0, RTAS_DATA_BUF_SIZE);
  389. call_status = rtas_call(rtas_token("ibm,get-system-parameter"), 3, 1,
  390. NULL,
  391. CMO_CHARACTERISTICS_TOKEN,
  392. __pa(rtas_data_buf),
  393. RTAS_DATA_BUF_SIZE);
  394. if (call_status != 0) {
  395. spin_unlock(&rtas_data_buf_lock);
  396. pr_debug("CMO not available\n");
  397. pr_debug(" <- fw_cmo_feature_init()\n");
  398. return;
  399. }
  400. end = rtas_data_buf + CMO_MAXLENGTH - 2;
  401. ptr = rtas_data_buf + 2; /* step over strlen value */
  402. key = value = ptr;
  403. while (*ptr && (ptr <= end)) {
  404. /* Separate the key and value by replacing '=' with '\0' and
  405. * point the value at the string after the '='
  406. */
  407. if (ptr[0] == '=') {
  408. ptr[0] = '\0';
  409. value = ptr + 1;
  410. } else if (ptr[0] == '\0' || ptr[0] == ',') {
  411. /* Terminate the string containing the key/value pair */
  412. ptr[0] = '\0';
  413. if (key == value) {
  414. pr_debug("Malformed key/value pair\n");
  415. /* Never found a '=', end processing */
  416. break;
  417. }
  418. if (0 == strcmp(key, "CMOPageSize"))
  419. page_order = simple_strtol(value, NULL, 10);
  420. else if (0 == strcmp(key, "PrPSP"))
  421. CMO_PrPSP = simple_strtol(value, NULL, 10);
  422. else if (0 == strcmp(key, "SecPSP"))
  423. CMO_SecPSP = simple_strtol(value, NULL, 10);
  424. value = key = ptr + 1;
  425. }
  426. ptr++;
  427. }
  428. /* Page size is returned as the power of 2 of the page size,
  429. * convert to the page size in bytes before returning
  430. */
  431. CMO_PageSize = 1 << page_order;
  432. pr_debug("CMO_PageSize = %lu\n", CMO_PageSize);
  433. if (CMO_PrPSP != -1 || CMO_SecPSP != -1) {
  434. pr_info("CMO enabled\n");
  435. pr_debug("CMO enabled, PrPSP=%d, SecPSP=%d\n", CMO_PrPSP,
  436. CMO_SecPSP);
  437. powerpc_firmware_features |= FW_FEATURE_CMO;
  438. pSeries_coalesce_init();
  439. } else
  440. pr_debug("CMO not enabled, PrPSP=%d, SecPSP=%d\n", CMO_PrPSP,
  441. CMO_SecPSP);
  442. spin_unlock(&rtas_data_buf_lock);
  443. pr_debug(" <- fw_cmo_feature_init()\n");
  444. }
  445. /*
  446. * Early initialization. Relocation is on but do not reference unbolted pages
  447. */
  448. static void __init pSeries_init_early(void)
  449. {
  450. pr_debug(" -> pSeries_init_early()\n");
  451. #ifdef CONFIG_HVC_CONSOLE
  452. if (firmware_has_feature(FW_FEATURE_LPAR))
  453. hvc_vio_init_early();
  454. #endif
  455. if (firmware_has_feature(FW_FEATURE_XDABR))
  456. ppc_md.set_dabr = pseries_set_xdabr;
  457. else if (firmware_has_feature(FW_FEATURE_DABR))
  458. ppc_md.set_dabr = pseries_set_dabr;
  459. pSeries_cmo_feature_init();
  460. iommu_init_early_pSeries();
  461. pr_debug(" <- pSeries_init_early()\n");
  462. }
  463. /*
  464. * Called very early, MMU is off, device-tree isn't unflattened
  465. */
  466. static int __init pSeries_probe_hypertas(unsigned long node,
  467. const char *uname, int depth,
  468. void *data)
  469. {
  470. const char *hypertas;
  471. unsigned long len;
  472. if (depth != 1 ||
  473. (strcmp(uname, "rtas") != 0 && strcmp(uname, "rtas@0") != 0))
  474. return 0;
  475. hypertas = of_get_flat_dt_prop(node, "ibm,hypertas-functions", &len);
  476. if (!hypertas)
  477. return 1;
  478. powerpc_firmware_features |= FW_FEATURE_LPAR;
  479. fw_feature_init(hypertas, len);
  480. return 1;
  481. }
  482. static int __init pSeries_probe(void)
  483. {
  484. unsigned long root = of_get_flat_dt_root();
  485. char *dtype = of_get_flat_dt_prop(root, "device_type", NULL);
  486. if (dtype == NULL)
  487. return 0;
  488. if (strcmp(dtype, "chrp"))
  489. return 0;
  490. /* Cell blades firmware claims to be chrp while it's not. Until this
  491. * is fixed, we need to avoid those here.
  492. */
  493. if (of_flat_dt_is_compatible(root, "IBM,CPBW-1.0") ||
  494. of_flat_dt_is_compatible(root, "IBM,CBEA"))
  495. return 0;
  496. pr_debug("pSeries detected, looking for LPAR capability...\n");
  497. /* Now try to figure out if we are running on LPAR */
  498. of_scan_flat_dt(pSeries_probe_hypertas, NULL);
  499. if (firmware_has_feature(FW_FEATURE_LPAR))
  500. hpte_init_lpar();
  501. else
  502. hpte_init_native();
  503. pr_debug("Machine is%s LPAR !\n",
  504. (powerpc_firmware_features & FW_FEATURE_LPAR) ? "" : " not");
  505. return 1;
  506. }
  507. static int pSeries_pci_probe_mode(struct pci_bus *bus)
  508. {
  509. if (firmware_has_feature(FW_FEATURE_LPAR))
  510. return PCI_PROBE_DEVTREE;
  511. return PCI_PROBE_NORMAL;
  512. }
  513. /**
  514. * pSeries_power_off - tell firmware about how to power off the system.
  515. *
  516. * This function calls either the power-off rtas token in normal cases
  517. * or the ibm,power-off-ups token (if present & requested) in case of
  518. * a power failure. If power-off token is used, power on will only be
  519. * possible with power button press. If ibm,power-off-ups token is used
  520. * it will allow auto poweron after power is restored.
  521. */
  522. static void pSeries_power_off(void)
  523. {
  524. int rc;
  525. int rtas_poweroff_ups_token = rtas_token("ibm,power-off-ups");
  526. if (rtas_flash_term_hook)
  527. rtas_flash_term_hook(SYS_POWER_OFF);
  528. if (rtas_poweron_auto == 0 ||
  529. rtas_poweroff_ups_token == RTAS_UNKNOWN_SERVICE) {
  530. rc = rtas_call(rtas_token("power-off"), 2, 1, NULL, -1, -1);
  531. printk(KERN_INFO "RTAS power-off returned %d\n", rc);
  532. } else {
  533. rc = rtas_call(rtas_poweroff_ups_token, 0, 1, NULL);
  534. printk(KERN_INFO "RTAS ibm,power-off-ups returned %d\n", rc);
  535. }
  536. for (;;);
  537. }
  538. #ifndef CONFIG_PCI
  539. void pSeries_final_fixup(void) { }
  540. #endif
  541. define_machine(pseries) {
  542. .name = "pSeries",
  543. .probe = pSeries_probe,
  544. .setup_arch = pSeries_setup_arch,
  545. .init_early = pSeries_init_early,
  546. .show_cpuinfo = pSeries_show_cpuinfo,
  547. .log_error = pSeries_log_error,
  548. .pcibios_fixup = pSeries_final_fixup,
  549. .pci_probe_mode = pSeries_pci_probe_mode,
  550. .restart = rtas_restart,
  551. .power_off = pSeries_power_off,
  552. .halt = rtas_halt,
  553. .panic = rtas_os_term,
  554. .get_boot_time = rtas_get_boot_time,
  555. .get_rtc_time = rtas_get_rtc_time,
  556. .set_rtc_time = rtas_set_rtc_time,
  557. .calibrate_decr = generic_calibrate_decr,
  558. .progress = rtas_progress,
  559. .system_reset_exception = pSeries_system_reset_exception,
  560. .machine_check_exception = pSeries_machine_check_exception,
  561. };