cputable.c 65 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187
  1. /*
  2. * Copyright (C) 2001 Ben. Herrenschmidt (benh@kernel.crashing.org)
  3. *
  4. * Modifications for ppc64:
  5. * Copyright (C) 2003 Dave Engebretsen <engebret@us.ibm.com>
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License
  9. * as published by the Free Software Foundation; either version
  10. * 2 of the License, or (at your option) any later version.
  11. */
  12. #include <linux/string.h>
  13. #include <linux/sched.h>
  14. #include <linux/threads.h>
  15. #include <linux/init.h>
  16. #include <linux/export.h>
  17. #include <asm/oprofile_impl.h>
  18. #include <asm/cputable.h>
  19. #include <asm/prom.h> /* for PTRRELOC on ARCH=ppc */
  20. #include <asm/mmu.h>
  21. #include <asm/setup.h>
  22. struct cpu_spec* cur_cpu_spec = NULL;
  23. EXPORT_SYMBOL(cur_cpu_spec);
  24. /* The platform string corresponding to the real PVR */
  25. const char *powerpc_base_platform;
  26. /* NOTE:
  27. * Unlike ppc32, ppc64 will only call this once for the boot CPU, it's
  28. * the responsibility of the appropriate CPU save/restore functions to
  29. * eventually copy these settings over. Those save/restore aren't yet
  30. * part of the cputable though. That has to be fixed for both ppc32
  31. * and ppc64
  32. */
  33. #ifdef CONFIG_PPC32
  34. extern void __setup_cpu_e200(unsigned long offset, struct cpu_spec* spec);
  35. extern void __setup_cpu_e500v1(unsigned long offset, struct cpu_spec* spec);
  36. extern void __setup_cpu_e500v2(unsigned long offset, struct cpu_spec* spec);
  37. extern void __setup_cpu_e500mc(unsigned long offset, struct cpu_spec* spec);
  38. extern void __setup_cpu_440ep(unsigned long offset, struct cpu_spec* spec);
  39. extern void __setup_cpu_440epx(unsigned long offset, struct cpu_spec* spec);
  40. extern void __setup_cpu_440gx(unsigned long offset, struct cpu_spec* spec);
  41. extern void __setup_cpu_440grx(unsigned long offset, struct cpu_spec* spec);
  42. extern void __setup_cpu_440spe(unsigned long offset, struct cpu_spec* spec);
  43. extern void __setup_cpu_440x5(unsigned long offset, struct cpu_spec* spec);
  44. extern void __setup_cpu_460ex(unsigned long offset, struct cpu_spec* spec);
  45. extern void __setup_cpu_460gt(unsigned long offset, struct cpu_spec* spec);
  46. extern void __setup_cpu_460sx(unsigned long offset, struct cpu_spec *spec);
  47. extern void __setup_cpu_apm821xx(unsigned long offset, struct cpu_spec *spec);
  48. extern void __setup_cpu_603(unsigned long offset, struct cpu_spec* spec);
  49. extern void __setup_cpu_604(unsigned long offset, struct cpu_spec* spec);
  50. extern void __setup_cpu_750(unsigned long offset, struct cpu_spec* spec);
  51. extern void __setup_cpu_750cx(unsigned long offset, struct cpu_spec* spec);
  52. extern void __setup_cpu_750fx(unsigned long offset, struct cpu_spec* spec);
  53. extern void __setup_cpu_7400(unsigned long offset, struct cpu_spec* spec);
  54. extern void __setup_cpu_7410(unsigned long offset, struct cpu_spec* spec);
  55. extern void __setup_cpu_745x(unsigned long offset, struct cpu_spec* spec);
  56. #endif /* CONFIG_PPC32 */
  57. #ifdef CONFIG_PPC64
  58. extern void __setup_cpu_ppc970(unsigned long offset, struct cpu_spec* spec);
  59. extern void __setup_cpu_ppc970MP(unsigned long offset, struct cpu_spec* spec);
  60. extern void __setup_cpu_pa6t(unsigned long offset, struct cpu_spec* spec);
  61. extern void __setup_cpu_a2(unsigned long offset, struct cpu_spec* spec);
  62. extern void __restore_cpu_pa6t(void);
  63. extern void __restore_cpu_ppc970(void);
  64. extern void __setup_cpu_power7(unsigned long offset, struct cpu_spec* spec);
  65. extern void __restore_cpu_power7(void);
  66. extern void __restore_cpu_a2(void);
  67. #endif /* CONFIG_PPC64 */
  68. #if defined(CONFIG_E500)
  69. extern void __setup_cpu_e5500(unsigned long offset, struct cpu_spec* spec);
  70. extern void __restore_cpu_e5500(void);
  71. #endif /* CONFIG_E500 */
  72. /* This table only contains "desktop" CPUs, it need to be filled with embedded
  73. * ones as well...
  74. */
  75. #define COMMON_USER (PPC_FEATURE_32 | PPC_FEATURE_HAS_FPU | \
  76. PPC_FEATURE_HAS_MMU)
  77. #define COMMON_USER_PPC64 (COMMON_USER | PPC_FEATURE_64)
  78. #define COMMON_USER_POWER4 (COMMON_USER_PPC64 | PPC_FEATURE_POWER4)
  79. #define COMMON_USER_POWER5 (COMMON_USER_PPC64 | PPC_FEATURE_POWER5 |\
  80. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)
  81. #define COMMON_USER_POWER5_PLUS (COMMON_USER_PPC64 | PPC_FEATURE_POWER5_PLUS|\
  82. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)
  83. #define COMMON_USER_POWER6 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_05 |\
  84. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
  85. PPC_FEATURE_TRUE_LE | \
  86. PPC_FEATURE_PSERIES_PERFMON_COMPAT)
  87. #define COMMON_USER_POWER7 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_06 |\
  88. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
  89. PPC_FEATURE_TRUE_LE | \
  90. PPC_FEATURE_PSERIES_PERFMON_COMPAT)
  91. #define COMMON_USER_PA6T (COMMON_USER_PPC64 | PPC_FEATURE_PA6T |\
  92. PPC_FEATURE_TRUE_LE | \
  93. PPC_FEATURE_HAS_ALTIVEC_COMP)
  94. #ifdef CONFIG_PPC_BOOK3E_64
  95. #define COMMON_USER_BOOKE (COMMON_USER_PPC64 | PPC_FEATURE_BOOKE)
  96. #else
  97. #define COMMON_USER_BOOKE (PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU | \
  98. PPC_FEATURE_BOOKE)
  99. #endif
  100. static struct cpu_spec __initdata cpu_specs[] = {
  101. #ifdef CONFIG_PPC_BOOK3S_64
  102. { /* Power3 */
  103. .pvr_mask = 0xffff0000,
  104. .pvr_value = 0x00400000,
  105. .cpu_name = "POWER3 (630)",
  106. .cpu_features = CPU_FTRS_POWER3,
  107. .cpu_user_features = COMMON_USER_PPC64|PPC_FEATURE_PPC_LE,
  108. .mmu_features = MMU_FTR_HPTE_TABLE,
  109. .icache_bsize = 128,
  110. .dcache_bsize = 128,
  111. .num_pmcs = 8,
  112. .pmc_type = PPC_PMC_IBM,
  113. .oprofile_cpu_type = "ppc64/power3",
  114. .oprofile_type = PPC_OPROFILE_RS64,
  115. .platform = "power3",
  116. },
  117. { /* Power3+ */
  118. .pvr_mask = 0xffff0000,
  119. .pvr_value = 0x00410000,
  120. .cpu_name = "POWER3 (630+)",
  121. .cpu_features = CPU_FTRS_POWER3,
  122. .cpu_user_features = COMMON_USER_PPC64|PPC_FEATURE_PPC_LE,
  123. .mmu_features = MMU_FTR_HPTE_TABLE,
  124. .icache_bsize = 128,
  125. .dcache_bsize = 128,
  126. .num_pmcs = 8,
  127. .pmc_type = PPC_PMC_IBM,
  128. .oprofile_cpu_type = "ppc64/power3",
  129. .oprofile_type = PPC_OPROFILE_RS64,
  130. .platform = "power3",
  131. },
  132. { /* Northstar */
  133. .pvr_mask = 0xffff0000,
  134. .pvr_value = 0x00330000,
  135. .cpu_name = "RS64-II (northstar)",
  136. .cpu_features = CPU_FTRS_RS64,
  137. .cpu_user_features = COMMON_USER_PPC64,
  138. .mmu_features = MMU_FTR_HPTE_TABLE,
  139. .icache_bsize = 128,
  140. .dcache_bsize = 128,
  141. .num_pmcs = 8,
  142. .pmc_type = PPC_PMC_IBM,
  143. .oprofile_cpu_type = "ppc64/rs64",
  144. .oprofile_type = PPC_OPROFILE_RS64,
  145. .platform = "rs64",
  146. },
  147. { /* Pulsar */
  148. .pvr_mask = 0xffff0000,
  149. .pvr_value = 0x00340000,
  150. .cpu_name = "RS64-III (pulsar)",
  151. .cpu_features = CPU_FTRS_RS64,
  152. .cpu_user_features = COMMON_USER_PPC64,
  153. .mmu_features = MMU_FTR_HPTE_TABLE,
  154. .icache_bsize = 128,
  155. .dcache_bsize = 128,
  156. .num_pmcs = 8,
  157. .pmc_type = PPC_PMC_IBM,
  158. .oprofile_cpu_type = "ppc64/rs64",
  159. .oprofile_type = PPC_OPROFILE_RS64,
  160. .platform = "rs64",
  161. },
  162. { /* I-star */
  163. .pvr_mask = 0xffff0000,
  164. .pvr_value = 0x00360000,
  165. .cpu_name = "RS64-III (icestar)",
  166. .cpu_features = CPU_FTRS_RS64,
  167. .cpu_user_features = COMMON_USER_PPC64,
  168. .mmu_features = MMU_FTR_HPTE_TABLE,
  169. .icache_bsize = 128,
  170. .dcache_bsize = 128,
  171. .num_pmcs = 8,
  172. .pmc_type = PPC_PMC_IBM,
  173. .oprofile_cpu_type = "ppc64/rs64",
  174. .oprofile_type = PPC_OPROFILE_RS64,
  175. .platform = "rs64",
  176. },
  177. { /* S-star */
  178. .pvr_mask = 0xffff0000,
  179. .pvr_value = 0x00370000,
  180. .cpu_name = "RS64-IV (sstar)",
  181. .cpu_features = CPU_FTRS_RS64,
  182. .cpu_user_features = COMMON_USER_PPC64,
  183. .mmu_features = MMU_FTR_HPTE_TABLE,
  184. .icache_bsize = 128,
  185. .dcache_bsize = 128,
  186. .num_pmcs = 8,
  187. .pmc_type = PPC_PMC_IBM,
  188. .oprofile_cpu_type = "ppc64/rs64",
  189. .oprofile_type = PPC_OPROFILE_RS64,
  190. .platform = "rs64",
  191. },
  192. { /* Power4 */
  193. .pvr_mask = 0xffff0000,
  194. .pvr_value = 0x00350000,
  195. .cpu_name = "POWER4 (gp)",
  196. .cpu_features = CPU_FTRS_POWER4,
  197. .cpu_user_features = COMMON_USER_POWER4,
  198. .mmu_features = MMU_FTRS_POWER4,
  199. .icache_bsize = 128,
  200. .dcache_bsize = 128,
  201. .num_pmcs = 8,
  202. .pmc_type = PPC_PMC_IBM,
  203. .oprofile_cpu_type = "ppc64/power4",
  204. .oprofile_type = PPC_OPROFILE_POWER4,
  205. .platform = "power4",
  206. },
  207. { /* Power4+ */
  208. .pvr_mask = 0xffff0000,
  209. .pvr_value = 0x00380000,
  210. .cpu_name = "POWER4+ (gq)",
  211. .cpu_features = CPU_FTRS_POWER4,
  212. .cpu_user_features = COMMON_USER_POWER4,
  213. .mmu_features = MMU_FTRS_POWER4,
  214. .icache_bsize = 128,
  215. .dcache_bsize = 128,
  216. .num_pmcs = 8,
  217. .pmc_type = PPC_PMC_IBM,
  218. .oprofile_cpu_type = "ppc64/power4",
  219. .oprofile_type = PPC_OPROFILE_POWER4,
  220. .platform = "power4",
  221. },
  222. { /* PPC970 */
  223. .pvr_mask = 0xffff0000,
  224. .pvr_value = 0x00390000,
  225. .cpu_name = "PPC970",
  226. .cpu_features = CPU_FTRS_PPC970,
  227. .cpu_user_features = COMMON_USER_POWER4 |
  228. PPC_FEATURE_HAS_ALTIVEC_COMP,
  229. .mmu_features = MMU_FTRS_PPC970,
  230. .icache_bsize = 128,
  231. .dcache_bsize = 128,
  232. .num_pmcs = 8,
  233. .pmc_type = PPC_PMC_IBM,
  234. .cpu_setup = __setup_cpu_ppc970,
  235. .cpu_restore = __restore_cpu_ppc970,
  236. .oprofile_cpu_type = "ppc64/970",
  237. .oprofile_type = PPC_OPROFILE_POWER4,
  238. .platform = "ppc970",
  239. },
  240. { /* PPC970FX */
  241. .pvr_mask = 0xffff0000,
  242. .pvr_value = 0x003c0000,
  243. .cpu_name = "PPC970FX",
  244. .cpu_features = CPU_FTRS_PPC970,
  245. .cpu_user_features = COMMON_USER_POWER4 |
  246. PPC_FEATURE_HAS_ALTIVEC_COMP,
  247. .mmu_features = MMU_FTRS_PPC970,
  248. .icache_bsize = 128,
  249. .dcache_bsize = 128,
  250. .num_pmcs = 8,
  251. .pmc_type = PPC_PMC_IBM,
  252. .cpu_setup = __setup_cpu_ppc970,
  253. .cpu_restore = __restore_cpu_ppc970,
  254. .oprofile_cpu_type = "ppc64/970",
  255. .oprofile_type = PPC_OPROFILE_POWER4,
  256. .platform = "ppc970",
  257. },
  258. { /* PPC970MP DD1.0 - no DEEPNAP, use regular 970 init */
  259. .pvr_mask = 0xffffffff,
  260. .pvr_value = 0x00440100,
  261. .cpu_name = "PPC970MP",
  262. .cpu_features = CPU_FTRS_PPC970,
  263. .cpu_user_features = COMMON_USER_POWER4 |
  264. PPC_FEATURE_HAS_ALTIVEC_COMP,
  265. .mmu_features = MMU_FTR_HPTE_TABLE,
  266. .icache_bsize = 128,
  267. .dcache_bsize = 128,
  268. .num_pmcs = 8,
  269. .pmc_type = PPC_PMC_IBM,
  270. .cpu_setup = __setup_cpu_ppc970,
  271. .cpu_restore = __restore_cpu_ppc970,
  272. .oprofile_cpu_type = "ppc64/970MP",
  273. .oprofile_type = PPC_OPROFILE_POWER4,
  274. .platform = "ppc970",
  275. },
  276. { /* PPC970MP */
  277. .pvr_mask = 0xffff0000,
  278. .pvr_value = 0x00440000,
  279. .cpu_name = "PPC970MP",
  280. .cpu_features = CPU_FTRS_PPC970,
  281. .cpu_user_features = COMMON_USER_POWER4 |
  282. PPC_FEATURE_HAS_ALTIVEC_COMP,
  283. .mmu_features = MMU_FTRS_PPC970,
  284. .icache_bsize = 128,
  285. .dcache_bsize = 128,
  286. .num_pmcs = 8,
  287. .pmc_type = PPC_PMC_IBM,
  288. .cpu_setup = __setup_cpu_ppc970MP,
  289. .cpu_restore = __restore_cpu_ppc970,
  290. .oprofile_cpu_type = "ppc64/970MP",
  291. .oprofile_type = PPC_OPROFILE_POWER4,
  292. .platform = "ppc970",
  293. },
  294. { /* PPC970GX */
  295. .pvr_mask = 0xffff0000,
  296. .pvr_value = 0x00450000,
  297. .cpu_name = "PPC970GX",
  298. .cpu_features = CPU_FTRS_PPC970,
  299. .cpu_user_features = COMMON_USER_POWER4 |
  300. PPC_FEATURE_HAS_ALTIVEC_COMP,
  301. .mmu_features = MMU_FTRS_PPC970,
  302. .icache_bsize = 128,
  303. .dcache_bsize = 128,
  304. .num_pmcs = 8,
  305. .pmc_type = PPC_PMC_IBM,
  306. .cpu_setup = __setup_cpu_ppc970,
  307. .oprofile_cpu_type = "ppc64/970",
  308. .oprofile_type = PPC_OPROFILE_POWER4,
  309. .platform = "ppc970",
  310. },
  311. { /* Power5 GR */
  312. .pvr_mask = 0xffff0000,
  313. .pvr_value = 0x003a0000,
  314. .cpu_name = "POWER5 (gr)",
  315. .cpu_features = CPU_FTRS_POWER5,
  316. .cpu_user_features = COMMON_USER_POWER5,
  317. .mmu_features = MMU_FTRS_POWER5,
  318. .icache_bsize = 128,
  319. .dcache_bsize = 128,
  320. .num_pmcs = 6,
  321. .pmc_type = PPC_PMC_IBM,
  322. .oprofile_cpu_type = "ppc64/power5",
  323. .oprofile_type = PPC_OPROFILE_POWER4,
  324. /* SIHV / SIPR bits are implemented on POWER4+ (GQ)
  325. * and above but only works on POWER5 and above
  326. */
  327. .oprofile_mmcra_sihv = MMCRA_SIHV,
  328. .oprofile_mmcra_sipr = MMCRA_SIPR,
  329. .platform = "power5",
  330. },
  331. { /* Power5++ */
  332. .pvr_mask = 0xffffff00,
  333. .pvr_value = 0x003b0300,
  334. .cpu_name = "POWER5+ (gs)",
  335. .cpu_features = CPU_FTRS_POWER5,
  336. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  337. .mmu_features = MMU_FTRS_POWER5,
  338. .icache_bsize = 128,
  339. .dcache_bsize = 128,
  340. .num_pmcs = 6,
  341. .oprofile_cpu_type = "ppc64/power5++",
  342. .oprofile_type = PPC_OPROFILE_POWER4,
  343. .oprofile_mmcra_sihv = MMCRA_SIHV,
  344. .oprofile_mmcra_sipr = MMCRA_SIPR,
  345. .platform = "power5+",
  346. },
  347. { /* Power5 GS */
  348. .pvr_mask = 0xffff0000,
  349. .pvr_value = 0x003b0000,
  350. .cpu_name = "POWER5+ (gs)",
  351. .cpu_features = CPU_FTRS_POWER5,
  352. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  353. .mmu_features = MMU_FTRS_POWER5,
  354. .icache_bsize = 128,
  355. .dcache_bsize = 128,
  356. .num_pmcs = 6,
  357. .pmc_type = PPC_PMC_IBM,
  358. .oprofile_cpu_type = "ppc64/power5+",
  359. .oprofile_type = PPC_OPROFILE_POWER4,
  360. .oprofile_mmcra_sihv = MMCRA_SIHV,
  361. .oprofile_mmcra_sipr = MMCRA_SIPR,
  362. .platform = "power5+",
  363. },
  364. { /* POWER6 in P5+ mode; 2.04-compliant processor */
  365. .pvr_mask = 0xffffffff,
  366. .pvr_value = 0x0f000001,
  367. .cpu_name = "POWER5+",
  368. .cpu_features = CPU_FTRS_POWER5,
  369. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  370. .mmu_features = MMU_FTRS_POWER5,
  371. .icache_bsize = 128,
  372. .dcache_bsize = 128,
  373. .oprofile_cpu_type = "ppc64/ibm-compat-v1",
  374. .oprofile_type = PPC_OPROFILE_POWER4,
  375. .platform = "power5+",
  376. },
  377. { /* Power6 */
  378. .pvr_mask = 0xffff0000,
  379. .pvr_value = 0x003e0000,
  380. .cpu_name = "POWER6 (raw)",
  381. .cpu_features = CPU_FTRS_POWER6,
  382. .cpu_user_features = COMMON_USER_POWER6 |
  383. PPC_FEATURE_POWER6_EXT,
  384. .mmu_features = MMU_FTRS_POWER6,
  385. .icache_bsize = 128,
  386. .dcache_bsize = 128,
  387. .num_pmcs = 6,
  388. .pmc_type = PPC_PMC_IBM,
  389. .oprofile_cpu_type = "ppc64/power6",
  390. .oprofile_type = PPC_OPROFILE_POWER4,
  391. .oprofile_mmcra_sihv = POWER6_MMCRA_SIHV,
  392. .oprofile_mmcra_sipr = POWER6_MMCRA_SIPR,
  393. .oprofile_mmcra_clear = POWER6_MMCRA_THRM |
  394. POWER6_MMCRA_OTHER,
  395. .platform = "power6x",
  396. },
  397. { /* 2.05-compliant processor, i.e. Power6 "architected" mode */
  398. .pvr_mask = 0xffffffff,
  399. .pvr_value = 0x0f000002,
  400. .cpu_name = "POWER6 (architected)",
  401. .cpu_features = CPU_FTRS_POWER6,
  402. .cpu_user_features = COMMON_USER_POWER6,
  403. .mmu_features = MMU_FTRS_POWER6,
  404. .icache_bsize = 128,
  405. .dcache_bsize = 128,
  406. .oprofile_cpu_type = "ppc64/ibm-compat-v1",
  407. .oprofile_type = PPC_OPROFILE_POWER4,
  408. .platform = "power6",
  409. },
  410. { /* 2.06-compliant processor, i.e. Power7 "architected" mode */
  411. .pvr_mask = 0xffffffff,
  412. .pvr_value = 0x0f000003,
  413. .cpu_name = "POWER7 (architected)",
  414. .cpu_features = CPU_FTRS_POWER7,
  415. .cpu_user_features = COMMON_USER_POWER7,
  416. .mmu_features = MMU_FTRS_POWER7,
  417. .icache_bsize = 128,
  418. .dcache_bsize = 128,
  419. .oprofile_type = PPC_OPROFILE_POWER4,
  420. .oprofile_cpu_type = "ppc64/ibm-compat-v1",
  421. .cpu_setup = __setup_cpu_power7,
  422. .cpu_restore = __restore_cpu_power7,
  423. .platform = "power7",
  424. },
  425. { /* Power7 */
  426. .pvr_mask = 0xffff0000,
  427. .pvr_value = 0x003f0000,
  428. .cpu_name = "POWER7 (raw)",
  429. .cpu_features = CPU_FTRS_POWER7,
  430. .cpu_user_features = COMMON_USER_POWER7,
  431. .mmu_features = MMU_FTRS_POWER7,
  432. .icache_bsize = 128,
  433. .dcache_bsize = 128,
  434. .num_pmcs = 6,
  435. .pmc_type = PPC_PMC_IBM,
  436. .oprofile_cpu_type = "ppc64/power7",
  437. .oprofile_type = PPC_OPROFILE_POWER4,
  438. .cpu_setup = __setup_cpu_power7,
  439. .cpu_restore = __restore_cpu_power7,
  440. .platform = "power7",
  441. },
  442. { /* Power7+ */
  443. .pvr_mask = 0xffff0000,
  444. .pvr_value = 0x004A0000,
  445. .cpu_name = "POWER7+ (raw)",
  446. .cpu_features = CPU_FTRS_POWER7,
  447. .cpu_user_features = COMMON_USER_POWER7,
  448. .mmu_features = MMU_FTRS_POWER7,
  449. .icache_bsize = 128,
  450. .dcache_bsize = 128,
  451. .num_pmcs = 6,
  452. .pmc_type = PPC_PMC_IBM,
  453. .oprofile_cpu_type = "ppc64/power7",
  454. .oprofile_type = PPC_OPROFILE_POWER4,
  455. .cpu_setup = __setup_cpu_power7,
  456. .cpu_restore = __restore_cpu_power7,
  457. .platform = "power7+",
  458. },
  459. { /* Cell Broadband Engine */
  460. .pvr_mask = 0xffff0000,
  461. .pvr_value = 0x00700000,
  462. .cpu_name = "Cell Broadband Engine",
  463. .cpu_features = CPU_FTRS_CELL,
  464. .cpu_user_features = COMMON_USER_PPC64 |
  465. PPC_FEATURE_CELL | PPC_FEATURE_HAS_ALTIVEC_COMP |
  466. PPC_FEATURE_SMT,
  467. .mmu_features = MMU_FTRS_CELL,
  468. .icache_bsize = 128,
  469. .dcache_bsize = 128,
  470. .num_pmcs = 4,
  471. .pmc_type = PPC_PMC_IBM,
  472. .oprofile_cpu_type = "ppc64/cell-be",
  473. .oprofile_type = PPC_OPROFILE_CELL,
  474. .platform = "ppc-cell-be",
  475. },
  476. { /* PA Semi PA6T */
  477. .pvr_mask = 0x7fff0000,
  478. .pvr_value = 0x00900000,
  479. .cpu_name = "PA6T",
  480. .cpu_features = CPU_FTRS_PA6T,
  481. .cpu_user_features = COMMON_USER_PA6T,
  482. .mmu_features = MMU_FTRS_PA6T,
  483. .icache_bsize = 64,
  484. .dcache_bsize = 64,
  485. .num_pmcs = 6,
  486. .pmc_type = PPC_PMC_PA6T,
  487. .cpu_setup = __setup_cpu_pa6t,
  488. .cpu_restore = __restore_cpu_pa6t,
  489. .oprofile_cpu_type = "ppc64/pa6t",
  490. .oprofile_type = PPC_OPROFILE_PA6T,
  491. .platform = "pa6t",
  492. },
  493. { /* default match */
  494. .pvr_mask = 0x00000000,
  495. .pvr_value = 0x00000000,
  496. .cpu_name = "POWER4 (compatible)",
  497. .cpu_features = CPU_FTRS_COMPATIBLE,
  498. .cpu_user_features = COMMON_USER_PPC64,
  499. .mmu_features = MMU_FTRS_DEFAULT_HPTE_ARCH_V2,
  500. .icache_bsize = 128,
  501. .dcache_bsize = 128,
  502. .num_pmcs = 6,
  503. .pmc_type = PPC_PMC_IBM,
  504. .platform = "power4",
  505. }
  506. #endif /* CONFIG_PPC_BOOK3S_64 */
  507. #ifdef CONFIG_PPC32
  508. #if CLASSIC_PPC
  509. { /* 601 */
  510. .pvr_mask = 0xffff0000,
  511. .pvr_value = 0x00010000,
  512. .cpu_name = "601",
  513. .cpu_features = CPU_FTRS_PPC601,
  514. .cpu_user_features = COMMON_USER | PPC_FEATURE_601_INSTR |
  515. PPC_FEATURE_UNIFIED_CACHE | PPC_FEATURE_NO_TB,
  516. .mmu_features = MMU_FTR_HPTE_TABLE,
  517. .icache_bsize = 32,
  518. .dcache_bsize = 32,
  519. .machine_check = machine_check_generic,
  520. .platform = "ppc601",
  521. },
  522. { /* 603 */
  523. .pvr_mask = 0xffff0000,
  524. .pvr_value = 0x00030000,
  525. .cpu_name = "603",
  526. .cpu_features = CPU_FTRS_603,
  527. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  528. .mmu_features = 0,
  529. .icache_bsize = 32,
  530. .dcache_bsize = 32,
  531. .cpu_setup = __setup_cpu_603,
  532. .machine_check = machine_check_generic,
  533. .platform = "ppc603",
  534. },
  535. { /* 603e */
  536. .pvr_mask = 0xffff0000,
  537. .pvr_value = 0x00060000,
  538. .cpu_name = "603e",
  539. .cpu_features = CPU_FTRS_603,
  540. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  541. .mmu_features = 0,
  542. .icache_bsize = 32,
  543. .dcache_bsize = 32,
  544. .cpu_setup = __setup_cpu_603,
  545. .machine_check = machine_check_generic,
  546. .platform = "ppc603",
  547. },
  548. { /* 603ev */
  549. .pvr_mask = 0xffff0000,
  550. .pvr_value = 0x00070000,
  551. .cpu_name = "603ev",
  552. .cpu_features = CPU_FTRS_603,
  553. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  554. .mmu_features = 0,
  555. .icache_bsize = 32,
  556. .dcache_bsize = 32,
  557. .cpu_setup = __setup_cpu_603,
  558. .machine_check = machine_check_generic,
  559. .platform = "ppc603",
  560. },
  561. { /* 604 */
  562. .pvr_mask = 0xffff0000,
  563. .pvr_value = 0x00040000,
  564. .cpu_name = "604",
  565. .cpu_features = CPU_FTRS_604,
  566. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  567. .mmu_features = MMU_FTR_HPTE_TABLE,
  568. .icache_bsize = 32,
  569. .dcache_bsize = 32,
  570. .num_pmcs = 2,
  571. .cpu_setup = __setup_cpu_604,
  572. .machine_check = machine_check_generic,
  573. .platform = "ppc604",
  574. },
  575. { /* 604e */
  576. .pvr_mask = 0xfffff000,
  577. .pvr_value = 0x00090000,
  578. .cpu_name = "604e",
  579. .cpu_features = CPU_FTRS_604,
  580. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  581. .mmu_features = MMU_FTR_HPTE_TABLE,
  582. .icache_bsize = 32,
  583. .dcache_bsize = 32,
  584. .num_pmcs = 4,
  585. .cpu_setup = __setup_cpu_604,
  586. .machine_check = machine_check_generic,
  587. .platform = "ppc604",
  588. },
  589. { /* 604r */
  590. .pvr_mask = 0xffff0000,
  591. .pvr_value = 0x00090000,
  592. .cpu_name = "604r",
  593. .cpu_features = CPU_FTRS_604,
  594. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  595. .mmu_features = MMU_FTR_HPTE_TABLE,
  596. .icache_bsize = 32,
  597. .dcache_bsize = 32,
  598. .num_pmcs = 4,
  599. .cpu_setup = __setup_cpu_604,
  600. .machine_check = machine_check_generic,
  601. .platform = "ppc604",
  602. },
  603. { /* 604ev */
  604. .pvr_mask = 0xffff0000,
  605. .pvr_value = 0x000a0000,
  606. .cpu_name = "604ev",
  607. .cpu_features = CPU_FTRS_604,
  608. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  609. .mmu_features = MMU_FTR_HPTE_TABLE,
  610. .icache_bsize = 32,
  611. .dcache_bsize = 32,
  612. .num_pmcs = 4,
  613. .cpu_setup = __setup_cpu_604,
  614. .machine_check = machine_check_generic,
  615. .platform = "ppc604",
  616. },
  617. { /* 740/750 (0x4202, don't support TAU ?) */
  618. .pvr_mask = 0xffffffff,
  619. .pvr_value = 0x00084202,
  620. .cpu_name = "740/750",
  621. .cpu_features = CPU_FTRS_740_NOTAU,
  622. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  623. .mmu_features = MMU_FTR_HPTE_TABLE,
  624. .icache_bsize = 32,
  625. .dcache_bsize = 32,
  626. .num_pmcs = 4,
  627. .cpu_setup = __setup_cpu_750,
  628. .machine_check = machine_check_generic,
  629. .platform = "ppc750",
  630. },
  631. { /* 750CX (80100 and 8010x?) */
  632. .pvr_mask = 0xfffffff0,
  633. .pvr_value = 0x00080100,
  634. .cpu_name = "750CX",
  635. .cpu_features = CPU_FTRS_750,
  636. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  637. .mmu_features = MMU_FTR_HPTE_TABLE,
  638. .icache_bsize = 32,
  639. .dcache_bsize = 32,
  640. .num_pmcs = 4,
  641. .cpu_setup = __setup_cpu_750cx,
  642. .machine_check = machine_check_generic,
  643. .platform = "ppc750",
  644. },
  645. { /* 750CX (82201 and 82202) */
  646. .pvr_mask = 0xfffffff0,
  647. .pvr_value = 0x00082200,
  648. .cpu_name = "750CX",
  649. .cpu_features = CPU_FTRS_750,
  650. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  651. .mmu_features = MMU_FTR_HPTE_TABLE,
  652. .icache_bsize = 32,
  653. .dcache_bsize = 32,
  654. .num_pmcs = 4,
  655. .pmc_type = PPC_PMC_IBM,
  656. .cpu_setup = __setup_cpu_750cx,
  657. .machine_check = machine_check_generic,
  658. .platform = "ppc750",
  659. },
  660. { /* 750CXe (82214) */
  661. .pvr_mask = 0xfffffff0,
  662. .pvr_value = 0x00082210,
  663. .cpu_name = "750CXe",
  664. .cpu_features = CPU_FTRS_750,
  665. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  666. .mmu_features = MMU_FTR_HPTE_TABLE,
  667. .icache_bsize = 32,
  668. .dcache_bsize = 32,
  669. .num_pmcs = 4,
  670. .pmc_type = PPC_PMC_IBM,
  671. .cpu_setup = __setup_cpu_750cx,
  672. .machine_check = machine_check_generic,
  673. .platform = "ppc750",
  674. },
  675. { /* 750CXe "Gekko" (83214) */
  676. .pvr_mask = 0xffffffff,
  677. .pvr_value = 0x00083214,
  678. .cpu_name = "750CXe",
  679. .cpu_features = CPU_FTRS_750,
  680. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  681. .mmu_features = MMU_FTR_HPTE_TABLE,
  682. .icache_bsize = 32,
  683. .dcache_bsize = 32,
  684. .num_pmcs = 4,
  685. .pmc_type = PPC_PMC_IBM,
  686. .cpu_setup = __setup_cpu_750cx,
  687. .machine_check = machine_check_generic,
  688. .platform = "ppc750",
  689. },
  690. { /* 750CL (and "Broadway") */
  691. .pvr_mask = 0xfffff0e0,
  692. .pvr_value = 0x00087000,
  693. .cpu_name = "750CL",
  694. .cpu_features = CPU_FTRS_750CL,
  695. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  696. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  697. .icache_bsize = 32,
  698. .dcache_bsize = 32,
  699. .num_pmcs = 4,
  700. .pmc_type = PPC_PMC_IBM,
  701. .cpu_setup = __setup_cpu_750,
  702. .machine_check = machine_check_generic,
  703. .platform = "ppc750",
  704. .oprofile_cpu_type = "ppc/750",
  705. .oprofile_type = PPC_OPROFILE_G4,
  706. },
  707. { /* 745/755 */
  708. .pvr_mask = 0xfffff000,
  709. .pvr_value = 0x00083000,
  710. .cpu_name = "745/755",
  711. .cpu_features = CPU_FTRS_750,
  712. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  713. .mmu_features = MMU_FTR_HPTE_TABLE,
  714. .icache_bsize = 32,
  715. .dcache_bsize = 32,
  716. .num_pmcs = 4,
  717. .pmc_type = PPC_PMC_IBM,
  718. .cpu_setup = __setup_cpu_750,
  719. .machine_check = machine_check_generic,
  720. .platform = "ppc750",
  721. },
  722. { /* 750FX rev 1.x */
  723. .pvr_mask = 0xffffff00,
  724. .pvr_value = 0x70000100,
  725. .cpu_name = "750FX",
  726. .cpu_features = CPU_FTRS_750FX1,
  727. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  728. .mmu_features = MMU_FTR_HPTE_TABLE,
  729. .icache_bsize = 32,
  730. .dcache_bsize = 32,
  731. .num_pmcs = 4,
  732. .pmc_type = PPC_PMC_IBM,
  733. .cpu_setup = __setup_cpu_750,
  734. .machine_check = machine_check_generic,
  735. .platform = "ppc750",
  736. .oprofile_cpu_type = "ppc/750",
  737. .oprofile_type = PPC_OPROFILE_G4,
  738. },
  739. { /* 750FX rev 2.0 must disable HID0[DPM] */
  740. .pvr_mask = 0xffffffff,
  741. .pvr_value = 0x70000200,
  742. .cpu_name = "750FX",
  743. .cpu_features = CPU_FTRS_750FX2,
  744. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  745. .mmu_features = MMU_FTR_HPTE_TABLE,
  746. .icache_bsize = 32,
  747. .dcache_bsize = 32,
  748. .num_pmcs = 4,
  749. .pmc_type = PPC_PMC_IBM,
  750. .cpu_setup = __setup_cpu_750,
  751. .machine_check = machine_check_generic,
  752. .platform = "ppc750",
  753. .oprofile_cpu_type = "ppc/750",
  754. .oprofile_type = PPC_OPROFILE_G4,
  755. },
  756. { /* 750FX (All revs except 2.0) */
  757. .pvr_mask = 0xffff0000,
  758. .pvr_value = 0x70000000,
  759. .cpu_name = "750FX",
  760. .cpu_features = CPU_FTRS_750FX,
  761. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  762. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  763. .icache_bsize = 32,
  764. .dcache_bsize = 32,
  765. .num_pmcs = 4,
  766. .pmc_type = PPC_PMC_IBM,
  767. .cpu_setup = __setup_cpu_750fx,
  768. .machine_check = machine_check_generic,
  769. .platform = "ppc750",
  770. .oprofile_cpu_type = "ppc/750",
  771. .oprofile_type = PPC_OPROFILE_G4,
  772. },
  773. { /* 750GX */
  774. .pvr_mask = 0xffff0000,
  775. .pvr_value = 0x70020000,
  776. .cpu_name = "750GX",
  777. .cpu_features = CPU_FTRS_750GX,
  778. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  779. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  780. .icache_bsize = 32,
  781. .dcache_bsize = 32,
  782. .num_pmcs = 4,
  783. .pmc_type = PPC_PMC_IBM,
  784. .cpu_setup = __setup_cpu_750fx,
  785. .machine_check = machine_check_generic,
  786. .platform = "ppc750",
  787. .oprofile_cpu_type = "ppc/750",
  788. .oprofile_type = PPC_OPROFILE_G4,
  789. },
  790. { /* 740/750 (L2CR bit need fixup for 740) */
  791. .pvr_mask = 0xffff0000,
  792. .pvr_value = 0x00080000,
  793. .cpu_name = "740/750",
  794. .cpu_features = CPU_FTRS_740,
  795. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  796. .mmu_features = MMU_FTR_HPTE_TABLE,
  797. .icache_bsize = 32,
  798. .dcache_bsize = 32,
  799. .num_pmcs = 4,
  800. .pmc_type = PPC_PMC_IBM,
  801. .cpu_setup = __setup_cpu_750,
  802. .machine_check = machine_check_generic,
  803. .platform = "ppc750",
  804. },
  805. { /* 7400 rev 1.1 ? (no TAU) */
  806. .pvr_mask = 0xffffffff,
  807. .pvr_value = 0x000c1101,
  808. .cpu_name = "7400 (1.1)",
  809. .cpu_features = CPU_FTRS_7400_NOTAU,
  810. .cpu_user_features = COMMON_USER |
  811. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  812. .mmu_features = MMU_FTR_HPTE_TABLE,
  813. .icache_bsize = 32,
  814. .dcache_bsize = 32,
  815. .num_pmcs = 4,
  816. .pmc_type = PPC_PMC_G4,
  817. .cpu_setup = __setup_cpu_7400,
  818. .machine_check = machine_check_generic,
  819. .platform = "ppc7400",
  820. },
  821. { /* 7400 */
  822. .pvr_mask = 0xffff0000,
  823. .pvr_value = 0x000c0000,
  824. .cpu_name = "7400",
  825. .cpu_features = CPU_FTRS_7400,
  826. .cpu_user_features = COMMON_USER |
  827. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  828. .mmu_features = MMU_FTR_HPTE_TABLE,
  829. .icache_bsize = 32,
  830. .dcache_bsize = 32,
  831. .num_pmcs = 4,
  832. .pmc_type = PPC_PMC_G4,
  833. .cpu_setup = __setup_cpu_7400,
  834. .machine_check = machine_check_generic,
  835. .platform = "ppc7400",
  836. },
  837. { /* 7410 */
  838. .pvr_mask = 0xffff0000,
  839. .pvr_value = 0x800c0000,
  840. .cpu_name = "7410",
  841. .cpu_features = CPU_FTRS_7400,
  842. .cpu_user_features = COMMON_USER |
  843. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  844. .mmu_features = MMU_FTR_HPTE_TABLE,
  845. .icache_bsize = 32,
  846. .dcache_bsize = 32,
  847. .num_pmcs = 4,
  848. .pmc_type = PPC_PMC_G4,
  849. .cpu_setup = __setup_cpu_7410,
  850. .machine_check = machine_check_generic,
  851. .platform = "ppc7400",
  852. },
  853. { /* 7450 2.0 - no doze/nap */
  854. .pvr_mask = 0xffffffff,
  855. .pvr_value = 0x80000200,
  856. .cpu_name = "7450",
  857. .cpu_features = CPU_FTRS_7450_20,
  858. .cpu_user_features = COMMON_USER |
  859. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  860. .mmu_features = MMU_FTR_HPTE_TABLE,
  861. .icache_bsize = 32,
  862. .dcache_bsize = 32,
  863. .num_pmcs = 6,
  864. .pmc_type = PPC_PMC_G4,
  865. .cpu_setup = __setup_cpu_745x,
  866. .oprofile_cpu_type = "ppc/7450",
  867. .oprofile_type = PPC_OPROFILE_G4,
  868. .machine_check = machine_check_generic,
  869. .platform = "ppc7450",
  870. },
  871. { /* 7450 2.1 */
  872. .pvr_mask = 0xffffffff,
  873. .pvr_value = 0x80000201,
  874. .cpu_name = "7450",
  875. .cpu_features = CPU_FTRS_7450_21,
  876. .cpu_user_features = COMMON_USER |
  877. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  878. .mmu_features = MMU_FTR_HPTE_TABLE,
  879. .icache_bsize = 32,
  880. .dcache_bsize = 32,
  881. .num_pmcs = 6,
  882. .pmc_type = PPC_PMC_G4,
  883. .cpu_setup = __setup_cpu_745x,
  884. .oprofile_cpu_type = "ppc/7450",
  885. .oprofile_type = PPC_OPROFILE_G4,
  886. .machine_check = machine_check_generic,
  887. .platform = "ppc7450",
  888. },
  889. { /* 7450 2.3 and newer */
  890. .pvr_mask = 0xffff0000,
  891. .pvr_value = 0x80000000,
  892. .cpu_name = "7450",
  893. .cpu_features = CPU_FTRS_7450_23,
  894. .cpu_user_features = COMMON_USER |
  895. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  896. .mmu_features = MMU_FTR_HPTE_TABLE,
  897. .icache_bsize = 32,
  898. .dcache_bsize = 32,
  899. .num_pmcs = 6,
  900. .pmc_type = PPC_PMC_G4,
  901. .cpu_setup = __setup_cpu_745x,
  902. .oprofile_cpu_type = "ppc/7450",
  903. .oprofile_type = PPC_OPROFILE_G4,
  904. .machine_check = machine_check_generic,
  905. .platform = "ppc7450",
  906. },
  907. { /* 7455 rev 1.x */
  908. .pvr_mask = 0xffffff00,
  909. .pvr_value = 0x80010100,
  910. .cpu_name = "7455",
  911. .cpu_features = CPU_FTRS_7455_1,
  912. .cpu_user_features = COMMON_USER |
  913. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  914. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  915. .icache_bsize = 32,
  916. .dcache_bsize = 32,
  917. .num_pmcs = 6,
  918. .pmc_type = PPC_PMC_G4,
  919. .cpu_setup = __setup_cpu_745x,
  920. .oprofile_cpu_type = "ppc/7450",
  921. .oprofile_type = PPC_OPROFILE_G4,
  922. .machine_check = machine_check_generic,
  923. .platform = "ppc7450",
  924. },
  925. { /* 7455 rev 2.0 */
  926. .pvr_mask = 0xffffffff,
  927. .pvr_value = 0x80010200,
  928. .cpu_name = "7455",
  929. .cpu_features = CPU_FTRS_7455_20,
  930. .cpu_user_features = COMMON_USER |
  931. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  932. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  933. .icache_bsize = 32,
  934. .dcache_bsize = 32,
  935. .num_pmcs = 6,
  936. .pmc_type = PPC_PMC_G4,
  937. .cpu_setup = __setup_cpu_745x,
  938. .oprofile_cpu_type = "ppc/7450",
  939. .oprofile_type = PPC_OPROFILE_G4,
  940. .machine_check = machine_check_generic,
  941. .platform = "ppc7450",
  942. },
  943. { /* 7455 others */
  944. .pvr_mask = 0xffff0000,
  945. .pvr_value = 0x80010000,
  946. .cpu_name = "7455",
  947. .cpu_features = CPU_FTRS_7455,
  948. .cpu_user_features = COMMON_USER |
  949. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  950. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  951. .icache_bsize = 32,
  952. .dcache_bsize = 32,
  953. .num_pmcs = 6,
  954. .pmc_type = PPC_PMC_G4,
  955. .cpu_setup = __setup_cpu_745x,
  956. .oprofile_cpu_type = "ppc/7450",
  957. .oprofile_type = PPC_OPROFILE_G4,
  958. .machine_check = machine_check_generic,
  959. .platform = "ppc7450",
  960. },
  961. { /* 7447/7457 Rev 1.0 */
  962. .pvr_mask = 0xffffffff,
  963. .pvr_value = 0x80020100,
  964. .cpu_name = "7447/7457",
  965. .cpu_features = CPU_FTRS_7447_10,
  966. .cpu_user_features = COMMON_USER |
  967. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  968. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  969. .icache_bsize = 32,
  970. .dcache_bsize = 32,
  971. .num_pmcs = 6,
  972. .pmc_type = PPC_PMC_G4,
  973. .cpu_setup = __setup_cpu_745x,
  974. .oprofile_cpu_type = "ppc/7450",
  975. .oprofile_type = PPC_OPROFILE_G4,
  976. .machine_check = machine_check_generic,
  977. .platform = "ppc7450",
  978. },
  979. { /* 7447/7457 Rev 1.1 */
  980. .pvr_mask = 0xffffffff,
  981. .pvr_value = 0x80020101,
  982. .cpu_name = "7447/7457",
  983. .cpu_features = CPU_FTRS_7447_10,
  984. .cpu_user_features = COMMON_USER |
  985. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  986. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  987. .icache_bsize = 32,
  988. .dcache_bsize = 32,
  989. .num_pmcs = 6,
  990. .pmc_type = PPC_PMC_G4,
  991. .cpu_setup = __setup_cpu_745x,
  992. .oprofile_cpu_type = "ppc/7450",
  993. .oprofile_type = PPC_OPROFILE_G4,
  994. .machine_check = machine_check_generic,
  995. .platform = "ppc7450",
  996. },
  997. { /* 7447/7457 Rev 1.2 and later */
  998. .pvr_mask = 0xffff0000,
  999. .pvr_value = 0x80020000,
  1000. .cpu_name = "7447/7457",
  1001. .cpu_features = CPU_FTRS_7447,
  1002. .cpu_user_features = COMMON_USER | PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  1003. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  1004. .icache_bsize = 32,
  1005. .dcache_bsize = 32,
  1006. .num_pmcs = 6,
  1007. .pmc_type = PPC_PMC_G4,
  1008. .cpu_setup = __setup_cpu_745x,
  1009. .oprofile_cpu_type = "ppc/7450",
  1010. .oprofile_type = PPC_OPROFILE_G4,
  1011. .machine_check = machine_check_generic,
  1012. .platform = "ppc7450",
  1013. },
  1014. { /* 7447A */
  1015. .pvr_mask = 0xffff0000,
  1016. .pvr_value = 0x80030000,
  1017. .cpu_name = "7447A",
  1018. .cpu_features = CPU_FTRS_7447A,
  1019. .cpu_user_features = COMMON_USER |
  1020. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  1021. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  1022. .icache_bsize = 32,
  1023. .dcache_bsize = 32,
  1024. .num_pmcs = 6,
  1025. .pmc_type = PPC_PMC_G4,
  1026. .cpu_setup = __setup_cpu_745x,
  1027. .oprofile_cpu_type = "ppc/7450",
  1028. .oprofile_type = PPC_OPROFILE_G4,
  1029. .machine_check = machine_check_generic,
  1030. .platform = "ppc7450",
  1031. },
  1032. { /* 7448 */
  1033. .pvr_mask = 0xffff0000,
  1034. .pvr_value = 0x80040000,
  1035. .cpu_name = "7448",
  1036. .cpu_features = CPU_FTRS_7448,
  1037. .cpu_user_features = COMMON_USER |
  1038. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  1039. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  1040. .icache_bsize = 32,
  1041. .dcache_bsize = 32,
  1042. .num_pmcs = 6,
  1043. .pmc_type = PPC_PMC_G4,
  1044. .cpu_setup = __setup_cpu_745x,
  1045. .oprofile_cpu_type = "ppc/7450",
  1046. .oprofile_type = PPC_OPROFILE_G4,
  1047. .machine_check = machine_check_generic,
  1048. .platform = "ppc7450",
  1049. },
  1050. { /* 82xx (8240, 8245, 8260 are all 603e cores) */
  1051. .pvr_mask = 0x7fff0000,
  1052. .pvr_value = 0x00810000,
  1053. .cpu_name = "82xx",
  1054. .cpu_features = CPU_FTRS_82XX,
  1055. .cpu_user_features = COMMON_USER,
  1056. .mmu_features = 0,
  1057. .icache_bsize = 32,
  1058. .dcache_bsize = 32,
  1059. .cpu_setup = __setup_cpu_603,
  1060. .machine_check = machine_check_generic,
  1061. .platform = "ppc603",
  1062. },
  1063. { /* All G2_LE (603e core, plus some) have the same pvr */
  1064. .pvr_mask = 0x7fff0000,
  1065. .pvr_value = 0x00820000,
  1066. .cpu_name = "G2_LE",
  1067. .cpu_features = CPU_FTRS_G2_LE,
  1068. .cpu_user_features = COMMON_USER,
  1069. .mmu_features = MMU_FTR_USE_HIGH_BATS,
  1070. .icache_bsize = 32,
  1071. .dcache_bsize = 32,
  1072. .cpu_setup = __setup_cpu_603,
  1073. .machine_check = machine_check_generic,
  1074. .platform = "ppc603",
  1075. },
  1076. { /* e300c1 (a 603e core, plus some) on 83xx */
  1077. .pvr_mask = 0x7fff0000,
  1078. .pvr_value = 0x00830000,
  1079. .cpu_name = "e300c1",
  1080. .cpu_features = CPU_FTRS_E300,
  1081. .cpu_user_features = COMMON_USER,
  1082. .mmu_features = MMU_FTR_USE_HIGH_BATS,
  1083. .icache_bsize = 32,
  1084. .dcache_bsize = 32,
  1085. .cpu_setup = __setup_cpu_603,
  1086. .machine_check = machine_check_generic,
  1087. .platform = "ppc603",
  1088. },
  1089. { /* e300c2 (an e300c1 core, plus some, minus FPU) on 83xx */
  1090. .pvr_mask = 0x7fff0000,
  1091. .pvr_value = 0x00840000,
  1092. .cpu_name = "e300c2",
  1093. .cpu_features = CPU_FTRS_E300C2,
  1094. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1095. .mmu_features = MMU_FTR_USE_HIGH_BATS |
  1096. MMU_FTR_NEED_DTLB_SW_LRU,
  1097. .icache_bsize = 32,
  1098. .dcache_bsize = 32,
  1099. .cpu_setup = __setup_cpu_603,
  1100. .machine_check = machine_check_generic,
  1101. .platform = "ppc603",
  1102. },
  1103. { /* e300c3 (e300c1, plus one IU, half cache size) on 83xx */
  1104. .pvr_mask = 0x7fff0000,
  1105. .pvr_value = 0x00850000,
  1106. .cpu_name = "e300c3",
  1107. .cpu_features = CPU_FTRS_E300,
  1108. .cpu_user_features = COMMON_USER,
  1109. .mmu_features = MMU_FTR_USE_HIGH_BATS |
  1110. MMU_FTR_NEED_DTLB_SW_LRU,
  1111. .icache_bsize = 32,
  1112. .dcache_bsize = 32,
  1113. .cpu_setup = __setup_cpu_603,
  1114. .num_pmcs = 4,
  1115. .oprofile_cpu_type = "ppc/e300",
  1116. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  1117. .platform = "ppc603",
  1118. },
  1119. { /* e300c4 (e300c1, plus one IU) */
  1120. .pvr_mask = 0x7fff0000,
  1121. .pvr_value = 0x00860000,
  1122. .cpu_name = "e300c4",
  1123. .cpu_features = CPU_FTRS_E300,
  1124. .cpu_user_features = COMMON_USER,
  1125. .mmu_features = MMU_FTR_USE_HIGH_BATS |
  1126. MMU_FTR_NEED_DTLB_SW_LRU,
  1127. .icache_bsize = 32,
  1128. .dcache_bsize = 32,
  1129. .cpu_setup = __setup_cpu_603,
  1130. .machine_check = machine_check_generic,
  1131. .num_pmcs = 4,
  1132. .oprofile_cpu_type = "ppc/e300",
  1133. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  1134. .platform = "ppc603",
  1135. },
  1136. { /* default match, we assume split I/D cache & TB (non-601)... */
  1137. .pvr_mask = 0x00000000,
  1138. .pvr_value = 0x00000000,
  1139. .cpu_name = "(generic PPC)",
  1140. .cpu_features = CPU_FTRS_CLASSIC32,
  1141. .cpu_user_features = COMMON_USER,
  1142. .mmu_features = MMU_FTR_HPTE_TABLE,
  1143. .icache_bsize = 32,
  1144. .dcache_bsize = 32,
  1145. .machine_check = machine_check_generic,
  1146. .platform = "ppc603",
  1147. },
  1148. #endif /* CLASSIC_PPC */
  1149. #ifdef CONFIG_8xx
  1150. { /* 8xx */
  1151. .pvr_mask = 0xffff0000,
  1152. .pvr_value = 0x00500000,
  1153. .cpu_name = "8xx",
  1154. /* CPU_FTR_MAYBE_CAN_DOZE is possible,
  1155. * if the 8xx code is there.... */
  1156. .cpu_features = CPU_FTRS_8XX,
  1157. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1158. .mmu_features = MMU_FTR_TYPE_8xx,
  1159. .icache_bsize = 16,
  1160. .dcache_bsize = 16,
  1161. .platform = "ppc823",
  1162. },
  1163. #endif /* CONFIG_8xx */
  1164. #ifdef CONFIG_40x
  1165. { /* 403GC */
  1166. .pvr_mask = 0xffffff00,
  1167. .pvr_value = 0x00200200,
  1168. .cpu_name = "403GC",
  1169. .cpu_features = CPU_FTRS_40X,
  1170. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1171. .mmu_features = MMU_FTR_TYPE_40x,
  1172. .icache_bsize = 16,
  1173. .dcache_bsize = 16,
  1174. .machine_check = machine_check_4xx,
  1175. .platform = "ppc403",
  1176. },
  1177. { /* 403GCX */
  1178. .pvr_mask = 0xffffff00,
  1179. .pvr_value = 0x00201400,
  1180. .cpu_name = "403GCX",
  1181. .cpu_features = CPU_FTRS_40X,
  1182. .cpu_user_features = PPC_FEATURE_32 |
  1183. PPC_FEATURE_HAS_MMU | PPC_FEATURE_NO_TB,
  1184. .mmu_features = MMU_FTR_TYPE_40x,
  1185. .icache_bsize = 16,
  1186. .dcache_bsize = 16,
  1187. .machine_check = machine_check_4xx,
  1188. .platform = "ppc403",
  1189. },
  1190. { /* 403G ?? */
  1191. .pvr_mask = 0xffff0000,
  1192. .pvr_value = 0x00200000,
  1193. .cpu_name = "403G ??",
  1194. .cpu_features = CPU_FTRS_40X,
  1195. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1196. .mmu_features = MMU_FTR_TYPE_40x,
  1197. .icache_bsize = 16,
  1198. .dcache_bsize = 16,
  1199. .machine_check = machine_check_4xx,
  1200. .platform = "ppc403",
  1201. },
  1202. { /* 405GP */
  1203. .pvr_mask = 0xffff0000,
  1204. .pvr_value = 0x40110000,
  1205. .cpu_name = "405GP",
  1206. .cpu_features = CPU_FTRS_40X,
  1207. .cpu_user_features = PPC_FEATURE_32 |
  1208. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1209. .mmu_features = MMU_FTR_TYPE_40x,
  1210. .icache_bsize = 32,
  1211. .dcache_bsize = 32,
  1212. .machine_check = machine_check_4xx,
  1213. .platform = "ppc405",
  1214. },
  1215. { /* STB 03xxx */
  1216. .pvr_mask = 0xffff0000,
  1217. .pvr_value = 0x40130000,
  1218. .cpu_name = "STB03xxx",
  1219. .cpu_features = CPU_FTRS_40X,
  1220. .cpu_user_features = PPC_FEATURE_32 |
  1221. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1222. .mmu_features = MMU_FTR_TYPE_40x,
  1223. .icache_bsize = 32,
  1224. .dcache_bsize = 32,
  1225. .machine_check = machine_check_4xx,
  1226. .platform = "ppc405",
  1227. },
  1228. { /* STB 04xxx */
  1229. .pvr_mask = 0xffff0000,
  1230. .pvr_value = 0x41810000,
  1231. .cpu_name = "STB04xxx",
  1232. .cpu_features = CPU_FTRS_40X,
  1233. .cpu_user_features = PPC_FEATURE_32 |
  1234. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1235. .mmu_features = MMU_FTR_TYPE_40x,
  1236. .icache_bsize = 32,
  1237. .dcache_bsize = 32,
  1238. .machine_check = machine_check_4xx,
  1239. .platform = "ppc405",
  1240. },
  1241. { /* NP405L */
  1242. .pvr_mask = 0xffff0000,
  1243. .pvr_value = 0x41610000,
  1244. .cpu_name = "NP405L",
  1245. .cpu_features = CPU_FTRS_40X,
  1246. .cpu_user_features = PPC_FEATURE_32 |
  1247. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1248. .mmu_features = MMU_FTR_TYPE_40x,
  1249. .icache_bsize = 32,
  1250. .dcache_bsize = 32,
  1251. .machine_check = machine_check_4xx,
  1252. .platform = "ppc405",
  1253. },
  1254. { /* NP4GS3 */
  1255. .pvr_mask = 0xffff0000,
  1256. .pvr_value = 0x40B10000,
  1257. .cpu_name = "NP4GS3",
  1258. .cpu_features = CPU_FTRS_40X,
  1259. .cpu_user_features = PPC_FEATURE_32 |
  1260. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1261. .mmu_features = MMU_FTR_TYPE_40x,
  1262. .icache_bsize = 32,
  1263. .dcache_bsize = 32,
  1264. .machine_check = machine_check_4xx,
  1265. .platform = "ppc405",
  1266. },
  1267. { /* NP405H */
  1268. .pvr_mask = 0xffff0000,
  1269. .pvr_value = 0x41410000,
  1270. .cpu_name = "NP405H",
  1271. .cpu_features = CPU_FTRS_40X,
  1272. .cpu_user_features = PPC_FEATURE_32 |
  1273. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1274. .mmu_features = MMU_FTR_TYPE_40x,
  1275. .icache_bsize = 32,
  1276. .dcache_bsize = 32,
  1277. .machine_check = machine_check_4xx,
  1278. .platform = "ppc405",
  1279. },
  1280. { /* 405GPr */
  1281. .pvr_mask = 0xffff0000,
  1282. .pvr_value = 0x50910000,
  1283. .cpu_name = "405GPr",
  1284. .cpu_features = CPU_FTRS_40X,
  1285. .cpu_user_features = PPC_FEATURE_32 |
  1286. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1287. .mmu_features = MMU_FTR_TYPE_40x,
  1288. .icache_bsize = 32,
  1289. .dcache_bsize = 32,
  1290. .machine_check = machine_check_4xx,
  1291. .platform = "ppc405",
  1292. },
  1293. { /* STBx25xx */
  1294. .pvr_mask = 0xffff0000,
  1295. .pvr_value = 0x51510000,
  1296. .cpu_name = "STBx25xx",
  1297. .cpu_features = CPU_FTRS_40X,
  1298. .cpu_user_features = PPC_FEATURE_32 |
  1299. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1300. .mmu_features = MMU_FTR_TYPE_40x,
  1301. .icache_bsize = 32,
  1302. .dcache_bsize = 32,
  1303. .machine_check = machine_check_4xx,
  1304. .platform = "ppc405",
  1305. },
  1306. { /* 405LP */
  1307. .pvr_mask = 0xffff0000,
  1308. .pvr_value = 0x41F10000,
  1309. .cpu_name = "405LP",
  1310. .cpu_features = CPU_FTRS_40X,
  1311. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1312. .mmu_features = MMU_FTR_TYPE_40x,
  1313. .icache_bsize = 32,
  1314. .dcache_bsize = 32,
  1315. .machine_check = machine_check_4xx,
  1316. .platform = "ppc405",
  1317. },
  1318. { /* Xilinx Virtex-II Pro */
  1319. .pvr_mask = 0xfffff000,
  1320. .pvr_value = 0x20010000,
  1321. .cpu_name = "Virtex-II Pro",
  1322. .cpu_features = CPU_FTRS_40X,
  1323. .cpu_user_features = PPC_FEATURE_32 |
  1324. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1325. .mmu_features = MMU_FTR_TYPE_40x,
  1326. .icache_bsize = 32,
  1327. .dcache_bsize = 32,
  1328. .machine_check = machine_check_4xx,
  1329. .platform = "ppc405",
  1330. },
  1331. { /* Xilinx Virtex-4 FX */
  1332. .pvr_mask = 0xfffff000,
  1333. .pvr_value = 0x20011000,
  1334. .cpu_name = "Virtex-4 FX",
  1335. .cpu_features = CPU_FTRS_40X,
  1336. .cpu_user_features = PPC_FEATURE_32 |
  1337. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1338. .mmu_features = MMU_FTR_TYPE_40x,
  1339. .icache_bsize = 32,
  1340. .dcache_bsize = 32,
  1341. .machine_check = machine_check_4xx,
  1342. .platform = "ppc405",
  1343. },
  1344. { /* 405EP */
  1345. .pvr_mask = 0xffff0000,
  1346. .pvr_value = 0x51210000,
  1347. .cpu_name = "405EP",
  1348. .cpu_features = CPU_FTRS_40X,
  1349. .cpu_user_features = PPC_FEATURE_32 |
  1350. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1351. .mmu_features = MMU_FTR_TYPE_40x,
  1352. .icache_bsize = 32,
  1353. .dcache_bsize = 32,
  1354. .machine_check = machine_check_4xx,
  1355. .platform = "ppc405",
  1356. },
  1357. { /* 405EX Rev. A/B with Security */
  1358. .pvr_mask = 0xffff000f,
  1359. .pvr_value = 0x12910007,
  1360. .cpu_name = "405EX Rev. A/B",
  1361. .cpu_features = CPU_FTRS_40X,
  1362. .cpu_user_features = PPC_FEATURE_32 |
  1363. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1364. .mmu_features = MMU_FTR_TYPE_40x,
  1365. .icache_bsize = 32,
  1366. .dcache_bsize = 32,
  1367. .machine_check = machine_check_4xx,
  1368. .platform = "ppc405",
  1369. },
  1370. { /* 405EX Rev. C without Security */
  1371. .pvr_mask = 0xffff000f,
  1372. .pvr_value = 0x1291000d,
  1373. .cpu_name = "405EX Rev. C",
  1374. .cpu_features = CPU_FTRS_40X,
  1375. .cpu_user_features = PPC_FEATURE_32 |
  1376. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1377. .mmu_features = MMU_FTR_TYPE_40x,
  1378. .icache_bsize = 32,
  1379. .dcache_bsize = 32,
  1380. .machine_check = machine_check_4xx,
  1381. .platform = "ppc405",
  1382. },
  1383. { /* 405EX Rev. C with Security */
  1384. .pvr_mask = 0xffff000f,
  1385. .pvr_value = 0x1291000f,
  1386. .cpu_name = "405EX Rev. C",
  1387. .cpu_features = CPU_FTRS_40X,
  1388. .cpu_user_features = PPC_FEATURE_32 |
  1389. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1390. .mmu_features = MMU_FTR_TYPE_40x,
  1391. .icache_bsize = 32,
  1392. .dcache_bsize = 32,
  1393. .machine_check = machine_check_4xx,
  1394. .platform = "ppc405",
  1395. },
  1396. { /* 405EX Rev. D without Security */
  1397. .pvr_mask = 0xffff000f,
  1398. .pvr_value = 0x12910003,
  1399. .cpu_name = "405EX Rev. D",
  1400. .cpu_features = CPU_FTRS_40X,
  1401. .cpu_user_features = PPC_FEATURE_32 |
  1402. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1403. .mmu_features = MMU_FTR_TYPE_40x,
  1404. .icache_bsize = 32,
  1405. .dcache_bsize = 32,
  1406. .machine_check = machine_check_4xx,
  1407. .platform = "ppc405",
  1408. },
  1409. { /* 405EX Rev. D with Security */
  1410. .pvr_mask = 0xffff000f,
  1411. .pvr_value = 0x12910005,
  1412. .cpu_name = "405EX Rev. D",
  1413. .cpu_features = CPU_FTRS_40X,
  1414. .cpu_user_features = PPC_FEATURE_32 |
  1415. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1416. .mmu_features = MMU_FTR_TYPE_40x,
  1417. .icache_bsize = 32,
  1418. .dcache_bsize = 32,
  1419. .machine_check = machine_check_4xx,
  1420. .platform = "ppc405",
  1421. },
  1422. { /* 405EXr Rev. A/B without Security */
  1423. .pvr_mask = 0xffff000f,
  1424. .pvr_value = 0x12910001,
  1425. .cpu_name = "405EXr Rev. A/B",
  1426. .cpu_features = CPU_FTRS_40X,
  1427. .cpu_user_features = PPC_FEATURE_32 |
  1428. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1429. .mmu_features = MMU_FTR_TYPE_40x,
  1430. .icache_bsize = 32,
  1431. .dcache_bsize = 32,
  1432. .machine_check = machine_check_4xx,
  1433. .platform = "ppc405",
  1434. },
  1435. { /* 405EXr Rev. C without Security */
  1436. .pvr_mask = 0xffff000f,
  1437. .pvr_value = 0x12910009,
  1438. .cpu_name = "405EXr Rev. C",
  1439. .cpu_features = CPU_FTRS_40X,
  1440. .cpu_user_features = PPC_FEATURE_32 |
  1441. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1442. .mmu_features = MMU_FTR_TYPE_40x,
  1443. .icache_bsize = 32,
  1444. .dcache_bsize = 32,
  1445. .machine_check = machine_check_4xx,
  1446. .platform = "ppc405",
  1447. },
  1448. { /* 405EXr Rev. C with Security */
  1449. .pvr_mask = 0xffff000f,
  1450. .pvr_value = 0x1291000b,
  1451. .cpu_name = "405EXr Rev. C",
  1452. .cpu_features = CPU_FTRS_40X,
  1453. .cpu_user_features = PPC_FEATURE_32 |
  1454. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1455. .mmu_features = MMU_FTR_TYPE_40x,
  1456. .icache_bsize = 32,
  1457. .dcache_bsize = 32,
  1458. .machine_check = machine_check_4xx,
  1459. .platform = "ppc405",
  1460. },
  1461. { /* 405EXr Rev. D without Security */
  1462. .pvr_mask = 0xffff000f,
  1463. .pvr_value = 0x12910000,
  1464. .cpu_name = "405EXr Rev. D",
  1465. .cpu_features = CPU_FTRS_40X,
  1466. .cpu_user_features = PPC_FEATURE_32 |
  1467. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1468. .mmu_features = MMU_FTR_TYPE_40x,
  1469. .icache_bsize = 32,
  1470. .dcache_bsize = 32,
  1471. .machine_check = machine_check_4xx,
  1472. .platform = "ppc405",
  1473. },
  1474. { /* 405EXr Rev. D with Security */
  1475. .pvr_mask = 0xffff000f,
  1476. .pvr_value = 0x12910002,
  1477. .cpu_name = "405EXr Rev. D",
  1478. .cpu_features = CPU_FTRS_40X,
  1479. .cpu_user_features = PPC_FEATURE_32 |
  1480. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1481. .mmu_features = MMU_FTR_TYPE_40x,
  1482. .icache_bsize = 32,
  1483. .dcache_bsize = 32,
  1484. .machine_check = machine_check_4xx,
  1485. .platform = "ppc405",
  1486. },
  1487. {
  1488. /* 405EZ */
  1489. .pvr_mask = 0xffff0000,
  1490. .pvr_value = 0x41510000,
  1491. .cpu_name = "405EZ",
  1492. .cpu_features = CPU_FTRS_40X,
  1493. .cpu_user_features = PPC_FEATURE_32 |
  1494. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1495. .mmu_features = MMU_FTR_TYPE_40x,
  1496. .icache_bsize = 32,
  1497. .dcache_bsize = 32,
  1498. .machine_check = machine_check_4xx,
  1499. .platform = "ppc405",
  1500. },
  1501. { /* APM8018X */
  1502. .pvr_mask = 0xffff0000,
  1503. .pvr_value = 0x7ff11432,
  1504. .cpu_name = "APM8018X",
  1505. .cpu_features = CPU_FTRS_40X,
  1506. .cpu_user_features = PPC_FEATURE_32 |
  1507. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1508. .mmu_features = MMU_FTR_TYPE_40x,
  1509. .icache_bsize = 32,
  1510. .dcache_bsize = 32,
  1511. .machine_check = machine_check_4xx,
  1512. .platform = "ppc405",
  1513. },
  1514. { /* default match */
  1515. .pvr_mask = 0x00000000,
  1516. .pvr_value = 0x00000000,
  1517. .cpu_name = "(generic 40x PPC)",
  1518. .cpu_features = CPU_FTRS_40X,
  1519. .cpu_user_features = PPC_FEATURE_32 |
  1520. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1521. .mmu_features = MMU_FTR_TYPE_40x,
  1522. .icache_bsize = 32,
  1523. .dcache_bsize = 32,
  1524. .machine_check = machine_check_4xx,
  1525. .platform = "ppc405",
  1526. }
  1527. #endif /* CONFIG_40x */
  1528. #ifdef CONFIG_44x
  1529. {
  1530. .pvr_mask = 0xf0000fff,
  1531. .pvr_value = 0x40000850,
  1532. .cpu_name = "440GR Rev. A",
  1533. .cpu_features = CPU_FTRS_44X,
  1534. .cpu_user_features = COMMON_USER_BOOKE,
  1535. .mmu_features = MMU_FTR_TYPE_44x,
  1536. .icache_bsize = 32,
  1537. .dcache_bsize = 32,
  1538. .machine_check = machine_check_4xx,
  1539. .platform = "ppc440",
  1540. },
  1541. { /* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */
  1542. .pvr_mask = 0xf0000fff,
  1543. .pvr_value = 0x40000858,
  1544. .cpu_name = "440EP Rev. A",
  1545. .cpu_features = CPU_FTRS_44X,
  1546. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1547. .mmu_features = MMU_FTR_TYPE_44x,
  1548. .icache_bsize = 32,
  1549. .dcache_bsize = 32,
  1550. .cpu_setup = __setup_cpu_440ep,
  1551. .machine_check = machine_check_4xx,
  1552. .platform = "ppc440",
  1553. },
  1554. {
  1555. .pvr_mask = 0xf0000fff,
  1556. .pvr_value = 0x400008d3,
  1557. .cpu_name = "440GR Rev. B",
  1558. .cpu_features = CPU_FTRS_44X,
  1559. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1560. .mmu_features = MMU_FTR_TYPE_44x,
  1561. .icache_bsize = 32,
  1562. .dcache_bsize = 32,
  1563. .machine_check = machine_check_4xx,
  1564. .platform = "ppc440",
  1565. },
  1566. { /* Matches both physical and logical PVR for 440EP (logical pvr = pvr | 0x8) */
  1567. .pvr_mask = 0xf0000ff7,
  1568. .pvr_value = 0x400008d4,
  1569. .cpu_name = "440EP Rev. C",
  1570. .cpu_features = CPU_FTRS_44X,
  1571. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1572. .mmu_features = MMU_FTR_TYPE_44x,
  1573. .icache_bsize = 32,
  1574. .dcache_bsize = 32,
  1575. .cpu_setup = __setup_cpu_440ep,
  1576. .machine_check = machine_check_4xx,
  1577. .platform = "ppc440",
  1578. },
  1579. { /* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */
  1580. .pvr_mask = 0xf0000fff,
  1581. .pvr_value = 0x400008db,
  1582. .cpu_name = "440EP Rev. B",
  1583. .cpu_features = CPU_FTRS_44X,
  1584. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1585. .mmu_features = MMU_FTR_TYPE_44x,
  1586. .icache_bsize = 32,
  1587. .dcache_bsize = 32,
  1588. .cpu_setup = __setup_cpu_440ep,
  1589. .machine_check = machine_check_4xx,
  1590. .platform = "ppc440",
  1591. },
  1592. { /* 440GRX */
  1593. .pvr_mask = 0xf0000ffb,
  1594. .pvr_value = 0x200008D0,
  1595. .cpu_name = "440GRX",
  1596. .cpu_features = CPU_FTRS_44X,
  1597. .cpu_user_features = COMMON_USER_BOOKE,
  1598. .mmu_features = MMU_FTR_TYPE_44x,
  1599. .icache_bsize = 32,
  1600. .dcache_bsize = 32,
  1601. .cpu_setup = __setup_cpu_440grx,
  1602. .machine_check = machine_check_440A,
  1603. .platform = "ppc440",
  1604. },
  1605. { /* Use logical PVR for 440EPx (logical pvr = pvr | 0x8) */
  1606. .pvr_mask = 0xf0000ffb,
  1607. .pvr_value = 0x200008D8,
  1608. .cpu_name = "440EPX",
  1609. .cpu_features = CPU_FTRS_44X,
  1610. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1611. .mmu_features = MMU_FTR_TYPE_44x,
  1612. .icache_bsize = 32,
  1613. .dcache_bsize = 32,
  1614. .cpu_setup = __setup_cpu_440epx,
  1615. .machine_check = machine_check_440A,
  1616. .platform = "ppc440",
  1617. },
  1618. { /* 440GP Rev. B */
  1619. .pvr_mask = 0xf0000fff,
  1620. .pvr_value = 0x40000440,
  1621. .cpu_name = "440GP Rev. B",
  1622. .cpu_features = CPU_FTRS_44X,
  1623. .cpu_user_features = COMMON_USER_BOOKE,
  1624. .mmu_features = MMU_FTR_TYPE_44x,
  1625. .icache_bsize = 32,
  1626. .dcache_bsize = 32,
  1627. .machine_check = machine_check_4xx,
  1628. .platform = "ppc440gp",
  1629. },
  1630. { /* 440GP Rev. C */
  1631. .pvr_mask = 0xf0000fff,
  1632. .pvr_value = 0x40000481,
  1633. .cpu_name = "440GP Rev. C",
  1634. .cpu_features = CPU_FTRS_44X,
  1635. .cpu_user_features = COMMON_USER_BOOKE,
  1636. .mmu_features = MMU_FTR_TYPE_44x,
  1637. .icache_bsize = 32,
  1638. .dcache_bsize = 32,
  1639. .machine_check = machine_check_4xx,
  1640. .platform = "ppc440gp",
  1641. },
  1642. { /* 440GX Rev. A */
  1643. .pvr_mask = 0xf0000fff,
  1644. .pvr_value = 0x50000850,
  1645. .cpu_name = "440GX Rev. A",
  1646. .cpu_features = CPU_FTRS_44X,
  1647. .cpu_user_features = COMMON_USER_BOOKE,
  1648. .mmu_features = MMU_FTR_TYPE_44x,
  1649. .icache_bsize = 32,
  1650. .dcache_bsize = 32,
  1651. .cpu_setup = __setup_cpu_440gx,
  1652. .machine_check = machine_check_440A,
  1653. .platform = "ppc440",
  1654. },
  1655. { /* 440GX Rev. B */
  1656. .pvr_mask = 0xf0000fff,
  1657. .pvr_value = 0x50000851,
  1658. .cpu_name = "440GX Rev. B",
  1659. .cpu_features = CPU_FTRS_44X,
  1660. .cpu_user_features = COMMON_USER_BOOKE,
  1661. .mmu_features = MMU_FTR_TYPE_44x,
  1662. .icache_bsize = 32,
  1663. .dcache_bsize = 32,
  1664. .cpu_setup = __setup_cpu_440gx,
  1665. .machine_check = machine_check_440A,
  1666. .platform = "ppc440",
  1667. },
  1668. { /* 440GX Rev. C */
  1669. .pvr_mask = 0xf0000fff,
  1670. .pvr_value = 0x50000892,
  1671. .cpu_name = "440GX Rev. C",
  1672. .cpu_features = CPU_FTRS_44X,
  1673. .cpu_user_features = COMMON_USER_BOOKE,
  1674. .mmu_features = MMU_FTR_TYPE_44x,
  1675. .icache_bsize = 32,
  1676. .dcache_bsize = 32,
  1677. .cpu_setup = __setup_cpu_440gx,
  1678. .machine_check = machine_check_440A,
  1679. .platform = "ppc440",
  1680. },
  1681. { /* 440GX Rev. F */
  1682. .pvr_mask = 0xf0000fff,
  1683. .pvr_value = 0x50000894,
  1684. .cpu_name = "440GX Rev. F",
  1685. .cpu_features = CPU_FTRS_44X,
  1686. .cpu_user_features = COMMON_USER_BOOKE,
  1687. .mmu_features = MMU_FTR_TYPE_44x,
  1688. .icache_bsize = 32,
  1689. .dcache_bsize = 32,
  1690. .cpu_setup = __setup_cpu_440gx,
  1691. .machine_check = machine_check_440A,
  1692. .platform = "ppc440",
  1693. },
  1694. { /* 440SP Rev. A */
  1695. .pvr_mask = 0xfff00fff,
  1696. .pvr_value = 0x53200891,
  1697. .cpu_name = "440SP Rev. A",
  1698. .cpu_features = CPU_FTRS_44X,
  1699. .cpu_user_features = COMMON_USER_BOOKE,
  1700. .mmu_features = MMU_FTR_TYPE_44x,
  1701. .icache_bsize = 32,
  1702. .dcache_bsize = 32,
  1703. .machine_check = machine_check_4xx,
  1704. .platform = "ppc440",
  1705. },
  1706. { /* 440SPe Rev. A */
  1707. .pvr_mask = 0xfff00fff,
  1708. .pvr_value = 0x53400890,
  1709. .cpu_name = "440SPe Rev. A",
  1710. .cpu_features = CPU_FTRS_44X,
  1711. .cpu_user_features = COMMON_USER_BOOKE,
  1712. .mmu_features = MMU_FTR_TYPE_44x,
  1713. .icache_bsize = 32,
  1714. .dcache_bsize = 32,
  1715. .cpu_setup = __setup_cpu_440spe,
  1716. .machine_check = machine_check_440A,
  1717. .platform = "ppc440",
  1718. },
  1719. { /* 440SPe Rev. B */
  1720. .pvr_mask = 0xfff00fff,
  1721. .pvr_value = 0x53400891,
  1722. .cpu_name = "440SPe Rev. B",
  1723. .cpu_features = CPU_FTRS_44X,
  1724. .cpu_user_features = COMMON_USER_BOOKE,
  1725. .mmu_features = MMU_FTR_TYPE_44x,
  1726. .icache_bsize = 32,
  1727. .dcache_bsize = 32,
  1728. .cpu_setup = __setup_cpu_440spe,
  1729. .machine_check = machine_check_440A,
  1730. .platform = "ppc440",
  1731. },
  1732. { /* 440 in Xilinx Virtex-5 FXT */
  1733. .pvr_mask = 0xfffffff0,
  1734. .pvr_value = 0x7ff21910,
  1735. .cpu_name = "440 in Virtex-5 FXT",
  1736. .cpu_features = CPU_FTRS_44X,
  1737. .cpu_user_features = COMMON_USER_BOOKE,
  1738. .mmu_features = MMU_FTR_TYPE_44x,
  1739. .icache_bsize = 32,
  1740. .dcache_bsize = 32,
  1741. .cpu_setup = __setup_cpu_440x5,
  1742. .machine_check = machine_check_440A,
  1743. .platform = "ppc440",
  1744. },
  1745. { /* 460EX */
  1746. .pvr_mask = 0xffff0006,
  1747. .pvr_value = 0x13020002,
  1748. .cpu_name = "460EX",
  1749. .cpu_features = CPU_FTRS_440x6,
  1750. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1751. .mmu_features = MMU_FTR_TYPE_44x,
  1752. .icache_bsize = 32,
  1753. .dcache_bsize = 32,
  1754. .cpu_setup = __setup_cpu_460ex,
  1755. .machine_check = machine_check_440A,
  1756. .platform = "ppc440",
  1757. },
  1758. { /* 460EX Rev B */
  1759. .pvr_mask = 0xffff0007,
  1760. .pvr_value = 0x13020004,
  1761. .cpu_name = "460EX Rev. B",
  1762. .cpu_features = CPU_FTRS_440x6,
  1763. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1764. .mmu_features = MMU_FTR_TYPE_44x,
  1765. .icache_bsize = 32,
  1766. .dcache_bsize = 32,
  1767. .cpu_setup = __setup_cpu_460ex,
  1768. .machine_check = machine_check_440A,
  1769. .platform = "ppc440",
  1770. },
  1771. { /* 460GT */
  1772. .pvr_mask = 0xffff0006,
  1773. .pvr_value = 0x13020000,
  1774. .cpu_name = "460GT",
  1775. .cpu_features = CPU_FTRS_440x6,
  1776. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1777. .mmu_features = MMU_FTR_TYPE_44x,
  1778. .icache_bsize = 32,
  1779. .dcache_bsize = 32,
  1780. .cpu_setup = __setup_cpu_460gt,
  1781. .machine_check = machine_check_440A,
  1782. .platform = "ppc440",
  1783. },
  1784. { /* 460GT Rev B */
  1785. .pvr_mask = 0xffff0007,
  1786. .pvr_value = 0x13020005,
  1787. .cpu_name = "460GT Rev. B",
  1788. .cpu_features = CPU_FTRS_440x6,
  1789. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1790. .mmu_features = MMU_FTR_TYPE_44x,
  1791. .icache_bsize = 32,
  1792. .dcache_bsize = 32,
  1793. .cpu_setup = __setup_cpu_460gt,
  1794. .machine_check = machine_check_440A,
  1795. .platform = "ppc440",
  1796. },
  1797. { /* 460SX */
  1798. .pvr_mask = 0xffffff00,
  1799. .pvr_value = 0x13541800,
  1800. .cpu_name = "460SX",
  1801. .cpu_features = CPU_FTRS_44X,
  1802. .cpu_user_features = COMMON_USER_BOOKE,
  1803. .mmu_features = MMU_FTR_TYPE_44x,
  1804. .icache_bsize = 32,
  1805. .dcache_bsize = 32,
  1806. .cpu_setup = __setup_cpu_460sx,
  1807. .machine_check = machine_check_440A,
  1808. .platform = "ppc440",
  1809. },
  1810. { /* 464 in APM821xx */
  1811. .pvr_mask = 0xfffffff0,
  1812. .pvr_value = 0x12C41C80,
  1813. .cpu_name = "APM821XX",
  1814. .cpu_features = CPU_FTRS_44X,
  1815. .cpu_user_features = COMMON_USER_BOOKE |
  1816. PPC_FEATURE_HAS_FPU,
  1817. .mmu_features = MMU_FTR_TYPE_44x,
  1818. .icache_bsize = 32,
  1819. .dcache_bsize = 32,
  1820. .cpu_setup = __setup_cpu_apm821xx,
  1821. .machine_check = machine_check_440A,
  1822. .platform = "ppc440",
  1823. },
  1824. { /* 476 DD2 core */
  1825. .pvr_mask = 0xffffffff,
  1826. .pvr_value = 0x11a52080,
  1827. .cpu_name = "476",
  1828. .cpu_features = CPU_FTRS_47X | CPU_FTR_476_DD2,
  1829. .cpu_user_features = COMMON_USER_BOOKE |
  1830. PPC_FEATURE_HAS_FPU,
  1831. .mmu_features = MMU_FTR_TYPE_47x |
  1832. MMU_FTR_USE_TLBIVAX_BCAST | MMU_FTR_LOCK_BCAST_INVAL,
  1833. .icache_bsize = 32,
  1834. .dcache_bsize = 128,
  1835. .machine_check = machine_check_47x,
  1836. .platform = "ppc470",
  1837. },
  1838. { /* 476fpe */
  1839. .pvr_mask = 0xffff0000,
  1840. .pvr_value = 0x7ff50000,
  1841. .cpu_name = "476fpe",
  1842. .cpu_features = CPU_FTRS_47X | CPU_FTR_476_DD2,
  1843. .cpu_user_features = COMMON_USER_BOOKE |
  1844. PPC_FEATURE_HAS_FPU,
  1845. .mmu_features = MMU_FTR_TYPE_47x |
  1846. MMU_FTR_USE_TLBIVAX_BCAST | MMU_FTR_LOCK_BCAST_INVAL,
  1847. .icache_bsize = 32,
  1848. .dcache_bsize = 128,
  1849. .machine_check = machine_check_47x,
  1850. .platform = "ppc470",
  1851. },
  1852. { /* 476 iss */
  1853. .pvr_mask = 0xffff0000,
  1854. .pvr_value = 0x00050000,
  1855. .cpu_name = "476",
  1856. .cpu_features = CPU_FTRS_47X,
  1857. .cpu_user_features = COMMON_USER_BOOKE |
  1858. PPC_FEATURE_HAS_FPU,
  1859. .mmu_features = MMU_FTR_TYPE_47x |
  1860. MMU_FTR_USE_TLBIVAX_BCAST | MMU_FTR_LOCK_BCAST_INVAL,
  1861. .icache_bsize = 32,
  1862. .dcache_bsize = 128,
  1863. .machine_check = machine_check_47x,
  1864. .platform = "ppc470",
  1865. },
  1866. { /* 476 others */
  1867. .pvr_mask = 0xffff0000,
  1868. .pvr_value = 0x11a50000,
  1869. .cpu_name = "476",
  1870. .cpu_features = CPU_FTRS_47X,
  1871. .cpu_user_features = COMMON_USER_BOOKE |
  1872. PPC_FEATURE_HAS_FPU,
  1873. .mmu_features = MMU_FTR_TYPE_47x |
  1874. MMU_FTR_USE_TLBIVAX_BCAST | MMU_FTR_LOCK_BCAST_INVAL,
  1875. .icache_bsize = 32,
  1876. .dcache_bsize = 128,
  1877. .machine_check = machine_check_47x,
  1878. .platform = "ppc470",
  1879. },
  1880. { /* default match */
  1881. .pvr_mask = 0x00000000,
  1882. .pvr_value = 0x00000000,
  1883. .cpu_name = "(generic 44x PPC)",
  1884. .cpu_features = CPU_FTRS_44X,
  1885. .cpu_user_features = COMMON_USER_BOOKE,
  1886. .mmu_features = MMU_FTR_TYPE_44x,
  1887. .icache_bsize = 32,
  1888. .dcache_bsize = 32,
  1889. .machine_check = machine_check_4xx,
  1890. .platform = "ppc440",
  1891. }
  1892. #endif /* CONFIG_44x */
  1893. #ifdef CONFIG_E200
  1894. { /* e200z5 */
  1895. .pvr_mask = 0xfff00000,
  1896. .pvr_value = 0x81000000,
  1897. .cpu_name = "e200z5",
  1898. /* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */
  1899. .cpu_features = CPU_FTRS_E200,
  1900. .cpu_user_features = COMMON_USER_BOOKE |
  1901. PPC_FEATURE_HAS_EFP_SINGLE |
  1902. PPC_FEATURE_UNIFIED_CACHE,
  1903. .mmu_features = MMU_FTR_TYPE_FSL_E,
  1904. .dcache_bsize = 32,
  1905. .machine_check = machine_check_e200,
  1906. .platform = "ppc5554",
  1907. },
  1908. { /* e200z6 */
  1909. .pvr_mask = 0xfff00000,
  1910. .pvr_value = 0x81100000,
  1911. .cpu_name = "e200z6",
  1912. /* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */
  1913. .cpu_features = CPU_FTRS_E200,
  1914. .cpu_user_features = COMMON_USER_BOOKE |
  1915. PPC_FEATURE_HAS_SPE_COMP |
  1916. PPC_FEATURE_HAS_EFP_SINGLE_COMP |
  1917. PPC_FEATURE_UNIFIED_CACHE,
  1918. .mmu_features = MMU_FTR_TYPE_FSL_E,
  1919. .dcache_bsize = 32,
  1920. .machine_check = machine_check_e200,
  1921. .platform = "ppc5554",
  1922. },
  1923. { /* default match */
  1924. .pvr_mask = 0x00000000,
  1925. .pvr_value = 0x00000000,
  1926. .cpu_name = "(generic E200 PPC)",
  1927. .cpu_features = CPU_FTRS_E200,
  1928. .cpu_user_features = COMMON_USER_BOOKE |
  1929. PPC_FEATURE_HAS_EFP_SINGLE |
  1930. PPC_FEATURE_UNIFIED_CACHE,
  1931. .mmu_features = MMU_FTR_TYPE_FSL_E,
  1932. .dcache_bsize = 32,
  1933. .cpu_setup = __setup_cpu_e200,
  1934. .machine_check = machine_check_e200,
  1935. .platform = "ppc5554",
  1936. }
  1937. #endif /* CONFIG_E200 */
  1938. #endif /* CONFIG_PPC32 */
  1939. #ifdef CONFIG_E500
  1940. #ifdef CONFIG_PPC32
  1941. { /* e500 */
  1942. .pvr_mask = 0xffff0000,
  1943. .pvr_value = 0x80200000,
  1944. .cpu_name = "e500",
  1945. .cpu_features = CPU_FTRS_E500,
  1946. .cpu_user_features = COMMON_USER_BOOKE |
  1947. PPC_FEATURE_HAS_SPE_COMP |
  1948. PPC_FEATURE_HAS_EFP_SINGLE_COMP,
  1949. .mmu_features = MMU_FTR_TYPE_FSL_E,
  1950. .icache_bsize = 32,
  1951. .dcache_bsize = 32,
  1952. .num_pmcs = 4,
  1953. .oprofile_cpu_type = "ppc/e500",
  1954. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  1955. .cpu_setup = __setup_cpu_e500v1,
  1956. .machine_check = machine_check_e500,
  1957. .platform = "ppc8540",
  1958. },
  1959. { /* e500v2 */
  1960. .pvr_mask = 0xffff0000,
  1961. .pvr_value = 0x80210000,
  1962. .cpu_name = "e500v2",
  1963. .cpu_features = CPU_FTRS_E500_2,
  1964. .cpu_user_features = COMMON_USER_BOOKE |
  1965. PPC_FEATURE_HAS_SPE_COMP |
  1966. PPC_FEATURE_HAS_EFP_SINGLE_COMP |
  1967. PPC_FEATURE_HAS_EFP_DOUBLE_COMP,
  1968. .mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS,
  1969. .icache_bsize = 32,
  1970. .dcache_bsize = 32,
  1971. .num_pmcs = 4,
  1972. .oprofile_cpu_type = "ppc/e500",
  1973. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  1974. .cpu_setup = __setup_cpu_e500v2,
  1975. .machine_check = machine_check_e500,
  1976. .platform = "ppc8548",
  1977. },
  1978. { /* e500mc */
  1979. .pvr_mask = 0xffff0000,
  1980. .pvr_value = 0x80230000,
  1981. .cpu_name = "e500mc",
  1982. .cpu_features = CPU_FTRS_E500MC,
  1983. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1984. .mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS |
  1985. MMU_FTR_USE_TLBILX,
  1986. .icache_bsize = 64,
  1987. .dcache_bsize = 64,
  1988. .num_pmcs = 4,
  1989. .oprofile_cpu_type = "ppc/e500mc",
  1990. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  1991. .cpu_setup = __setup_cpu_e500mc,
  1992. .machine_check = machine_check_e500mc,
  1993. .platform = "ppce500mc",
  1994. },
  1995. #endif /* CONFIG_PPC32 */
  1996. { /* e5500 */
  1997. .pvr_mask = 0xffff0000,
  1998. .pvr_value = 0x80240000,
  1999. .cpu_name = "e5500",
  2000. .cpu_features = CPU_FTRS_E5500,
  2001. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  2002. .mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS |
  2003. MMU_FTR_USE_TLBILX,
  2004. .icache_bsize = 64,
  2005. .dcache_bsize = 64,
  2006. .num_pmcs = 4,
  2007. .oprofile_cpu_type = "ppc/e500mc",
  2008. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  2009. .cpu_setup = __setup_cpu_e5500,
  2010. #ifndef CONFIG_PPC32
  2011. .cpu_restore = __restore_cpu_e5500,
  2012. #endif
  2013. .machine_check = machine_check_e500mc,
  2014. .platform = "ppce5500",
  2015. },
  2016. { /* e6500 */
  2017. .pvr_mask = 0xffff0000,
  2018. .pvr_value = 0x80400000,
  2019. .cpu_name = "e6500",
  2020. .cpu_features = CPU_FTRS_E6500,
  2021. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  2022. .mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS |
  2023. MMU_FTR_USE_TLBILX,
  2024. .icache_bsize = 64,
  2025. .dcache_bsize = 64,
  2026. .num_pmcs = 4,
  2027. .oprofile_cpu_type = "ppc/e6500",
  2028. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  2029. .cpu_setup = __setup_cpu_e5500,
  2030. #ifndef CONFIG_PPC32
  2031. .cpu_restore = __restore_cpu_e5500,
  2032. #endif
  2033. .machine_check = machine_check_e500mc,
  2034. .platform = "ppce6500",
  2035. },
  2036. #ifdef CONFIG_PPC32
  2037. { /* default match */
  2038. .pvr_mask = 0x00000000,
  2039. .pvr_value = 0x00000000,
  2040. .cpu_name = "(generic E500 PPC)",
  2041. .cpu_features = CPU_FTRS_E500,
  2042. .cpu_user_features = COMMON_USER_BOOKE |
  2043. PPC_FEATURE_HAS_SPE_COMP |
  2044. PPC_FEATURE_HAS_EFP_SINGLE_COMP,
  2045. .mmu_features = MMU_FTR_TYPE_FSL_E,
  2046. .icache_bsize = 32,
  2047. .dcache_bsize = 32,
  2048. .machine_check = machine_check_e500,
  2049. .platform = "powerpc",
  2050. }
  2051. #endif /* CONFIG_PPC32 */
  2052. #endif /* CONFIG_E500 */
  2053. #ifdef CONFIG_PPC_A2
  2054. { /* Standard A2 (>= DD2) + FPU core */
  2055. .pvr_mask = 0xffff0000,
  2056. .pvr_value = 0x00480000,
  2057. .cpu_name = "A2 (>= DD2)",
  2058. .cpu_features = CPU_FTRS_A2,
  2059. .cpu_user_features = COMMON_USER_PPC64,
  2060. .mmu_features = MMU_FTRS_A2,
  2061. .icache_bsize = 64,
  2062. .dcache_bsize = 64,
  2063. .num_pmcs = 0,
  2064. .cpu_setup = __setup_cpu_a2,
  2065. .cpu_restore = __restore_cpu_a2,
  2066. .machine_check = machine_check_generic,
  2067. .platform = "ppca2",
  2068. },
  2069. { /* This is a default entry to get going, to be replaced by
  2070. * a real one at some stage
  2071. */
  2072. #define CPU_FTRS_BASE_BOOK3E (CPU_FTR_USE_TB | \
  2073. CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_SMT | \
  2074. CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE)
  2075. .pvr_mask = 0x00000000,
  2076. .pvr_value = 0x00000000,
  2077. .cpu_name = "Book3E",
  2078. .cpu_features = CPU_FTRS_BASE_BOOK3E,
  2079. .cpu_user_features = COMMON_USER_PPC64,
  2080. .mmu_features = MMU_FTR_TYPE_3E | MMU_FTR_USE_TLBILX |
  2081. MMU_FTR_USE_TLBIVAX_BCAST |
  2082. MMU_FTR_LOCK_BCAST_INVAL,
  2083. .icache_bsize = 64,
  2084. .dcache_bsize = 64,
  2085. .num_pmcs = 0,
  2086. .machine_check = machine_check_generic,
  2087. .platform = "power6",
  2088. },
  2089. #endif /* CONFIG_PPC_A2 */
  2090. };
  2091. static struct cpu_spec the_cpu_spec;
  2092. static struct cpu_spec * __init setup_cpu_spec(unsigned long offset,
  2093. struct cpu_spec *s)
  2094. {
  2095. struct cpu_spec *t = &the_cpu_spec;
  2096. struct cpu_spec old;
  2097. t = PTRRELOC(t);
  2098. old = *t;
  2099. /* Copy everything, then do fixups */
  2100. *t = *s;
  2101. /*
  2102. * If we are overriding a previous value derived from the real
  2103. * PVR with a new value obtained using a logical PVR value,
  2104. * don't modify the performance monitor fields.
  2105. */
  2106. if (old.num_pmcs && !s->num_pmcs) {
  2107. t->num_pmcs = old.num_pmcs;
  2108. t->pmc_type = old.pmc_type;
  2109. t->oprofile_type = old.oprofile_type;
  2110. t->oprofile_mmcra_sihv = old.oprofile_mmcra_sihv;
  2111. t->oprofile_mmcra_sipr = old.oprofile_mmcra_sipr;
  2112. t->oprofile_mmcra_clear = old.oprofile_mmcra_clear;
  2113. /*
  2114. * If we have passed through this logic once before and
  2115. * have pulled the default case because the real PVR was
  2116. * not found inside cpu_specs[], then we are possibly
  2117. * running in compatibility mode. In that case, let the
  2118. * oprofiler know which set of compatibility counters to
  2119. * pull from by making sure the oprofile_cpu_type string
  2120. * is set to that of compatibility mode. If the
  2121. * oprofile_cpu_type already has a value, then we are
  2122. * possibly overriding a real PVR with a logical one,
  2123. * and, in that case, keep the current value for
  2124. * oprofile_cpu_type.
  2125. */
  2126. if (old.oprofile_cpu_type != NULL) {
  2127. t->oprofile_cpu_type = old.oprofile_cpu_type;
  2128. t->oprofile_type = old.oprofile_type;
  2129. }
  2130. }
  2131. *PTRRELOC(&cur_cpu_spec) = &the_cpu_spec;
  2132. /*
  2133. * Set the base platform string once; assumes
  2134. * we're called with real pvr first.
  2135. */
  2136. if (*PTRRELOC(&powerpc_base_platform) == NULL)
  2137. *PTRRELOC(&powerpc_base_platform) = t->platform;
  2138. #if defined(CONFIG_PPC64) || defined(CONFIG_BOOKE)
  2139. /* ppc64 and booke expect identify_cpu to also call setup_cpu for
  2140. * that processor. I will consolidate that at a later time, for now,
  2141. * just use #ifdef. We also don't need to PTRRELOC the function
  2142. * pointer on ppc64 and booke as we are running at 0 in real mode
  2143. * on ppc64 and reloc_offset is always 0 on booke.
  2144. */
  2145. if (t->cpu_setup) {
  2146. t->cpu_setup(offset, t);
  2147. }
  2148. #endif /* CONFIG_PPC64 || CONFIG_BOOKE */
  2149. return t;
  2150. }
  2151. struct cpu_spec * __init identify_cpu(unsigned long offset, unsigned int pvr)
  2152. {
  2153. struct cpu_spec *s = cpu_specs;
  2154. int i;
  2155. s = PTRRELOC(s);
  2156. for (i = 0; i < ARRAY_SIZE(cpu_specs); i++,s++) {
  2157. if ((pvr & s->pvr_mask) == s->pvr_value)
  2158. return setup_cpu_spec(offset, s);
  2159. }
  2160. BUG();
  2161. return NULL;
  2162. }