ptrace.h 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140
  1. /*
  2. * Based on arch/arm/include/asm/ptrace.h
  3. *
  4. * Copyright (C) 1996-2003 Russell King
  5. * Copyright (C) 2012 ARM Ltd.
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #ifndef __ASM_PTRACE_H
  20. #define __ASM_PTRACE_H
  21. #include <uapi/asm/ptrace.h>
  22. /* AArch32-specific ptrace requests */
  23. #define COMPAT_PTRACE_GETREGS 12
  24. #define COMPAT_PTRACE_SETREGS 13
  25. #define COMPAT_PTRACE_GET_THREAD_AREA 22
  26. #define COMPAT_PTRACE_SET_SYSCALL 23
  27. #define COMPAT_PTRACE_GETVFPREGS 27
  28. #define COMPAT_PTRACE_SETVFPREGS 28
  29. #define COMPAT_PTRACE_GETHBPREGS 29
  30. #define COMPAT_PTRACE_SETHBPREGS 30
  31. #define COMPAT_PSR_MODE_USR 0x00000010
  32. #define COMPAT_PSR_T_BIT 0x00000020
  33. #define COMPAT_PSR_IT_MASK 0x0600fc00 /* If-Then execution state mask */
  34. /*
  35. * These are 'magic' values for PTRACE_PEEKUSR that return info about where a
  36. * process is located in memory.
  37. */
  38. #define COMPAT_PT_TEXT_ADDR 0x10000
  39. #define COMPAT_PT_DATA_ADDR 0x10004
  40. #define COMPAT_PT_TEXT_END_ADDR 0x10008
  41. #ifndef __ASSEMBLY__
  42. /* sizeof(struct user) for AArch32 */
  43. #define COMPAT_USER_SZ 296
  44. /* AArch32 uses x13 as the stack pointer... */
  45. #define compat_sp regs[13]
  46. /* ... and x14 as the link register. */
  47. #define compat_lr regs[14]
  48. /*
  49. * This struct defines the way the registers are stored on the stack during an
  50. * exception. Note that sizeof(struct pt_regs) has to be a multiple of 16 (for
  51. * stack alignment). struct user_pt_regs must form a prefix of struct pt_regs.
  52. */
  53. struct pt_regs {
  54. union {
  55. struct user_pt_regs user_regs;
  56. struct {
  57. u64 regs[31];
  58. u64 sp;
  59. u64 pc;
  60. u64 pstate;
  61. };
  62. };
  63. u64 orig_x0;
  64. u64 syscallno;
  65. };
  66. #define arch_has_single_step() (1)
  67. #ifdef CONFIG_COMPAT
  68. #define compat_thumb_mode(regs) \
  69. (((regs)->pstate & COMPAT_PSR_T_BIT))
  70. #else
  71. #define compat_thumb_mode(regs) (0)
  72. #endif
  73. #define user_mode(regs) \
  74. (((regs)->pstate & PSR_MODE_MASK) == PSR_MODE_EL0t)
  75. #define compat_user_mode(regs) \
  76. (((regs)->pstate & (PSR_MODE32_BIT | PSR_MODE_MASK)) == \
  77. (PSR_MODE32_BIT | PSR_MODE_EL0t))
  78. #define processor_mode(regs) \
  79. ((regs)->pstate & PSR_MODE_MASK)
  80. #define interrupts_enabled(regs) \
  81. (!((regs)->pstate & PSR_I_BIT))
  82. #define fast_interrupts_enabled(regs) \
  83. (!((regs)->pstate & PSR_F_BIT))
  84. #define user_stack_pointer(regs) \
  85. ((regs)->sp)
  86. /*
  87. * Are the current registers suitable for user mode? (used to maintain
  88. * security in signal handlers)
  89. */
  90. static inline int valid_user_regs(struct user_pt_regs *regs)
  91. {
  92. if (user_mode(regs) && (regs->pstate & PSR_I_BIT) == 0) {
  93. regs->pstate &= ~(PSR_F_BIT | PSR_A_BIT);
  94. /* The T bit is reserved for AArch64 */
  95. if (!(regs->pstate & PSR_MODE32_BIT))
  96. regs->pstate &= ~COMPAT_PSR_T_BIT;
  97. return 1;
  98. }
  99. /*
  100. * Force PSR to something logical...
  101. */
  102. regs->pstate &= PSR_f | PSR_s | (PSR_x & ~PSR_A_BIT) | \
  103. COMPAT_PSR_T_BIT | PSR_MODE32_BIT;
  104. if (!(regs->pstate & PSR_MODE32_BIT)) {
  105. regs->pstate &= ~COMPAT_PSR_T_BIT;
  106. regs->pstate |= PSR_MODE_EL0t;
  107. }
  108. return 0;
  109. }
  110. #define instruction_pointer(regs) (regs)->pc
  111. #ifdef CONFIG_SMP
  112. extern unsigned long profile_pc(struct pt_regs *regs);
  113. #else
  114. #define profile_pc(regs) instruction_pointer(regs)
  115. #endif
  116. extern int aarch32_break_trap(struct pt_regs *regs);
  117. #endif /* __ASSEMBLY__ */
  118. #endif