board-ap4evb.c 34 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493
  1. /*
  2. * AP4EVB board support
  3. *
  4. * Copyright (C) 2010 Magnus Damm
  5. * Copyright (C) 2008 Yoshihiro Shimoda
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; version 2 of the License.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  19. */
  20. #include <linux/clk.h>
  21. #include <linux/kernel.h>
  22. #include <linux/init.h>
  23. #include <linux/interrupt.h>
  24. #include <linux/irq.h>
  25. #include <linux/platform_device.h>
  26. #include <linux/delay.h>
  27. #include <linux/mfd/tmio.h>
  28. #include <linux/mmc/host.h>
  29. #include <linux/mmc/sh_mobile_sdhi.h>
  30. #include <linux/mtd/mtd.h>
  31. #include <linux/mtd/partitions.h>
  32. #include <linux/mtd/physmap.h>
  33. #include <linux/mmc/sh_mmcif.h>
  34. #include <linux/i2c.h>
  35. #include <linux/i2c/tsc2007.h>
  36. #include <linux/io.h>
  37. #include <linux/regulator/fixed.h>
  38. #include <linux/regulator/machine.h>
  39. #include <linux/smsc911x.h>
  40. #include <linux/sh_intc.h>
  41. #include <linux/sh_clk.h>
  42. #include <linux/gpio.h>
  43. #include <linux/input.h>
  44. #include <linux/leds.h>
  45. #include <linux/input/sh_keysc.h>
  46. #include <linux/usb/r8a66597.h>
  47. #include <linux/pm_clock.h>
  48. #include <linux/dma-mapping.h>
  49. #include <media/sh_mobile_ceu.h>
  50. #include <media/sh_mobile_csi2.h>
  51. #include <media/soc_camera.h>
  52. #include <sound/sh_fsi.h>
  53. #include <sound/simple_card.h>
  54. #include <video/sh_mobile_hdmi.h>
  55. #include <video/sh_mobile_lcdc.h>
  56. #include <video/sh_mipi_dsi.h>
  57. #include <mach/common.h>
  58. #include <mach/irqs.h>
  59. #include <mach/sh7372.h>
  60. #include <asm/mach-types.h>
  61. #include <asm/mach/arch.h>
  62. #include <asm/setup.h>
  63. #include "sh-gpio.h"
  64. /*
  65. * Address Interface BusWidth note
  66. * ------------------------------------------------------------------
  67. * 0x0000_0000 NOR Flash ROM (MCP) 16bit SW7 : bit1 = ON
  68. * 0x0800_0000 user area -
  69. * 0x1000_0000 NOR Flash ROM (MCP) 16bit SW7 : bit1 = OFF
  70. * 0x1400_0000 Ether (LAN9220) 16bit
  71. * 0x1600_0000 user area - cannot use with NAND
  72. * 0x1800_0000 user area -
  73. * 0x1A00_0000 -
  74. * 0x4000_0000 LPDDR2-SDRAM (POP) 32bit
  75. */
  76. /*
  77. * NOR Flash ROM
  78. *
  79. * SW1 | SW2 | SW7 | NOR Flash ROM
  80. * bit1 | bit1 bit2 | bit1 | Memory allocation
  81. * ------+------------+------+------------------
  82. * OFF | ON OFF | ON | Area 0
  83. * OFF | ON OFF | OFF | Area 4
  84. */
  85. /*
  86. * NAND Flash ROM
  87. *
  88. * SW1 | SW2 | SW7 | NAND Flash ROM
  89. * bit1 | bit1 bit2 | bit2 | Memory allocation
  90. * ------+------------+------+------------------
  91. * OFF | ON OFF | ON | FCE 0
  92. * OFF | ON OFF | OFF | FCE 1
  93. */
  94. /*
  95. * SMSC 9220
  96. *
  97. * SW1 SMSC 9220
  98. * -----------------------
  99. * ON access disable
  100. * OFF access enable
  101. */
  102. /*
  103. * LCD / IRQ / KEYSC / IrDA
  104. *
  105. * IRQ = IRQ26 (TS), IRQ27 (VIO), IRQ28 (QHD-TouchScreen)
  106. * LCD = 2nd LCDC (WVGA)
  107. *
  108. * | SW43 |
  109. * SW3 | ON | OFF |
  110. * -------------+-----------------------+---------------+
  111. * ON | KEY / IrDA | LCD |
  112. * OFF | KEY / IrDA / IRQ | IRQ |
  113. *
  114. *
  115. * QHD / WVGA display
  116. *
  117. * You can choice display type on menuconfig.
  118. * Then, check above dip-switch.
  119. */
  120. /*
  121. * USB
  122. *
  123. * J7 : 1-2 MAX3355E VBUS
  124. * 2-3 DC 5.0V
  125. *
  126. * S39: bit2: off
  127. */
  128. /*
  129. * FSI/FSMI
  130. *
  131. * SW41 : ON : SH-Mobile AP4 Audio Mode
  132. * : OFF : Bluetooth Audio Mode
  133. */
  134. /*
  135. * MMC0/SDHI1 (CN7)
  136. *
  137. * J22 : select card voltage
  138. * 1-2 pin : 1.8v
  139. * 2-3 pin : 3.3v
  140. *
  141. * SW1 | SW33
  142. * | bit1 | bit2 | bit3 | bit4
  143. * ------------+------+------+------+-------
  144. * MMC0 OFF | OFF | ON | ON | X
  145. * SDHI1 OFF | ON | X | OFF | ON
  146. *
  147. * voltage lebel
  148. * CN7 : 1.8v
  149. * CN12: 3.3v
  150. */
  151. /* Dummy supplies, where voltage doesn't matter */
  152. static struct regulator_consumer_supply fixed1v8_power_consumers[] =
  153. {
  154. /* J22 default position: 1.8V */
  155. REGULATOR_SUPPLY("vmmc", "sh_mobile_sdhi.1"),
  156. REGULATOR_SUPPLY("vqmmc", "sh_mobile_sdhi.1"),
  157. REGULATOR_SUPPLY("vmmc", "sh_mmcif.0"),
  158. REGULATOR_SUPPLY("vqmmc", "sh_mmcif.0"),
  159. };
  160. static struct regulator_consumer_supply fixed3v3_power_consumers[] =
  161. {
  162. REGULATOR_SUPPLY("vmmc", "sh_mobile_sdhi.0"),
  163. REGULATOR_SUPPLY("vqmmc", "sh_mobile_sdhi.0"),
  164. };
  165. static struct regulator_consumer_supply dummy_supplies[] = {
  166. REGULATOR_SUPPLY("vddvario", "smsc911x"),
  167. REGULATOR_SUPPLY("vdd33a", "smsc911x"),
  168. };
  169. /* MTD */
  170. static struct mtd_partition nor_flash_partitions[] = {
  171. {
  172. .name = "loader",
  173. .offset = 0x00000000,
  174. .size = 512 * 1024,
  175. .mask_flags = MTD_WRITEABLE,
  176. },
  177. {
  178. .name = "bootenv",
  179. .offset = MTDPART_OFS_APPEND,
  180. .size = 512 * 1024,
  181. .mask_flags = MTD_WRITEABLE,
  182. },
  183. {
  184. .name = "kernel_ro",
  185. .offset = MTDPART_OFS_APPEND,
  186. .size = 8 * 1024 * 1024,
  187. .mask_flags = MTD_WRITEABLE,
  188. },
  189. {
  190. .name = "kernel",
  191. .offset = MTDPART_OFS_APPEND,
  192. .size = 8 * 1024 * 1024,
  193. },
  194. {
  195. .name = "data",
  196. .offset = MTDPART_OFS_APPEND,
  197. .size = MTDPART_SIZ_FULL,
  198. },
  199. };
  200. static struct physmap_flash_data nor_flash_data = {
  201. .width = 2,
  202. .parts = nor_flash_partitions,
  203. .nr_parts = ARRAY_SIZE(nor_flash_partitions),
  204. };
  205. static struct resource nor_flash_resources[] = {
  206. [0] = {
  207. .start = 0x20000000, /* CS0 shadow instead of regular CS0 */
  208. .end = 0x28000000 - 1, /* needed by USB MASK ROM boot */
  209. .flags = IORESOURCE_MEM,
  210. }
  211. };
  212. static struct platform_device nor_flash_device = {
  213. .name = "physmap-flash",
  214. .dev = {
  215. .platform_data = &nor_flash_data,
  216. },
  217. .num_resources = ARRAY_SIZE(nor_flash_resources),
  218. .resource = nor_flash_resources,
  219. };
  220. /* SMSC 9220 */
  221. static struct resource smc911x_resources[] = {
  222. {
  223. .start = 0x14000000,
  224. .end = 0x16000000 - 1,
  225. .flags = IORESOURCE_MEM,
  226. }, {
  227. .start = evt2irq(0x02c0) /* IRQ6A */,
  228. .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
  229. },
  230. };
  231. static struct smsc911x_platform_config smsc911x_info = {
  232. .flags = SMSC911X_USE_16BIT | SMSC911X_SAVE_MAC_ADDRESS,
  233. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  234. .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
  235. };
  236. static struct platform_device smc911x_device = {
  237. .name = "smsc911x",
  238. .id = -1,
  239. .num_resources = ARRAY_SIZE(smc911x_resources),
  240. .resource = smc911x_resources,
  241. .dev = {
  242. .platform_data = &smsc911x_info,
  243. },
  244. };
  245. /*
  246. * The card detect pin of the top SD/MMC slot (CN7) is active low and is
  247. * connected to GPIO A22 of SH7372 (GPIO_PORT41).
  248. */
  249. static int slot_cn7_get_cd(struct platform_device *pdev)
  250. {
  251. return !gpio_get_value(GPIO_PORT41);
  252. }
  253. /* MERAM */
  254. static struct sh_mobile_meram_info meram_info = {
  255. .addr_mode = SH_MOBILE_MERAM_MODE1,
  256. };
  257. static struct resource meram_resources[] = {
  258. [0] = {
  259. .name = "regs",
  260. .start = 0xe8000000,
  261. .end = 0xe807ffff,
  262. .flags = IORESOURCE_MEM,
  263. },
  264. [1] = {
  265. .name = "meram",
  266. .start = 0xe8080000,
  267. .end = 0xe81fffff,
  268. .flags = IORESOURCE_MEM,
  269. },
  270. };
  271. static struct platform_device meram_device = {
  272. .name = "sh_mobile_meram",
  273. .id = 0,
  274. .num_resources = ARRAY_SIZE(meram_resources),
  275. .resource = meram_resources,
  276. .dev = {
  277. .platform_data = &meram_info,
  278. },
  279. };
  280. /* SH_MMCIF */
  281. static struct resource sh_mmcif_resources[] = {
  282. [0] = {
  283. .name = "MMCIF",
  284. .start = 0xE6BD0000,
  285. .end = 0xE6BD00FF,
  286. .flags = IORESOURCE_MEM,
  287. },
  288. [1] = {
  289. /* MMC ERR */
  290. .start = evt2irq(0x1ac0),
  291. .flags = IORESOURCE_IRQ,
  292. },
  293. [2] = {
  294. /* MMC NOR */
  295. .start = evt2irq(0x1ae0),
  296. .flags = IORESOURCE_IRQ,
  297. },
  298. };
  299. static struct sh_mmcif_plat_data sh_mmcif_plat = {
  300. .sup_pclk = 0,
  301. .ocr = MMC_VDD_165_195 | MMC_VDD_32_33 | MMC_VDD_33_34,
  302. .caps = MMC_CAP_4_BIT_DATA |
  303. MMC_CAP_8_BIT_DATA |
  304. MMC_CAP_NEEDS_POLL,
  305. .get_cd = slot_cn7_get_cd,
  306. .slave_id_tx = SHDMA_SLAVE_MMCIF_TX,
  307. .slave_id_rx = SHDMA_SLAVE_MMCIF_RX,
  308. };
  309. static struct platform_device sh_mmcif_device = {
  310. .name = "sh_mmcif",
  311. .id = 0,
  312. .dev = {
  313. .dma_mask = NULL,
  314. .coherent_dma_mask = 0xffffffff,
  315. .platform_data = &sh_mmcif_plat,
  316. },
  317. .num_resources = ARRAY_SIZE(sh_mmcif_resources),
  318. .resource = sh_mmcif_resources,
  319. };
  320. /* SDHI0 */
  321. static struct sh_mobile_sdhi_info sdhi0_info = {
  322. .dma_slave_tx = SHDMA_SLAVE_SDHI0_TX,
  323. .dma_slave_rx = SHDMA_SLAVE_SDHI0_RX,
  324. .tmio_caps = MMC_CAP_SDIO_IRQ,
  325. };
  326. static struct resource sdhi0_resources[] = {
  327. [0] = {
  328. .name = "SDHI0",
  329. .start = 0xe6850000,
  330. .end = 0xe68500ff,
  331. .flags = IORESOURCE_MEM,
  332. },
  333. [1] = {
  334. .start = evt2irq(0x0e00) /* SDHI0_SDHI0I0 */,
  335. .flags = IORESOURCE_IRQ,
  336. },
  337. [2] = {
  338. .start = evt2irq(0x0e20) /* SDHI0_SDHI0I1 */,
  339. .flags = IORESOURCE_IRQ,
  340. },
  341. [3] = {
  342. .start = evt2irq(0x0e40) /* SDHI0_SDHI0I2 */,
  343. .flags = IORESOURCE_IRQ,
  344. },
  345. };
  346. static struct platform_device sdhi0_device = {
  347. .name = "sh_mobile_sdhi",
  348. .num_resources = ARRAY_SIZE(sdhi0_resources),
  349. .resource = sdhi0_resources,
  350. .id = 0,
  351. .dev = {
  352. .platform_data = &sdhi0_info,
  353. },
  354. };
  355. /* SDHI1 */
  356. static struct sh_mobile_sdhi_info sdhi1_info = {
  357. .dma_slave_tx = SHDMA_SLAVE_SDHI1_TX,
  358. .dma_slave_rx = SHDMA_SLAVE_SDHI1_RX,
  359. .tmio_ocr_mask = MMC_VDD_165_195,
  360. .tmio_flags = TMIO_MMC_WRPROTECT_DISABLE,
  361. .tmio_caps = MMC_CAP_NEEDS_POLL | MMC_CAP_SDIO_IRQ,
  362. .get_cd = slot_cn7_get_cd,
  363. };
  364. static struct resource sdhi1_resources[] = {
  365. [0] = {
  366. .name = "SDHI1",
  367. .start = 0xe6860000,
  368. .end = 0xe68600ff,
  369. .flags = IORESOURCE_MEM,
  370. },
  371. [1] = {
  372. .start = evt2irq(0x0e80), /* SDHI1_SDHI1I0 */
  373. .flags = IORESOURCE_IRQ,
  374. },
  375. [2] = {
  376. .start = evt2irq(0x0ea0), /* SDHI1_SDHI1I1 */
  377. .flags = IORESOURCE_IRQ,
  378. },
  379. [3] = {
  380. .start = evt2irq(0x0ec0), /* SDHI1_SDHI1I2 */
  381. .flags = IORESOURCE_IRQ,
  382. },
  383. };
  384. static struct platform_device sdhi1_device = {
  385. .name = "sh_mobile_sdhi",
  386. .num_resources = ARRAY_SIZE(sdhi1_resources),
  387. .resource = sdhi1_resources,
  388. .id = 1,
  389. .dev = {
  390. .platform_data = &sdhi1_info,
  391. },
  392. };
  393. /* USB1 */
  394. static void usb1_host_port_power(int port, int power)
  395. {
  396. if (!power) /* only power-on supported for now */
  397. return;
  398. /* set VBOUT/PWEN and EXTLP1 in DVSTCTR */
  399. __raw_writew(__raw_readw(IOMEM(0xE68B0008)) | 0x600, IOMEM(0xE68B0008));
  400. }
  401. static struct r8a66597_platdata usb1_host_data = {
  402. .on_chip = 1,
  403. .port_power = usb1_host_port_power,
  404. };
  405. static struct resource usb1_host_resources[] = {
  406. [0] = {
  407. .name = "USBHS",
  408. .start = 0xE68B0000,
  409. .end = 0xE68B00E6 - 1,
  410. .flags = IORESOURCE_MEM,
  411. },
  412. [1] = {
  413. .start = evt2irq(0x1ce0) /* USB1_USB1I0 */,
  414. .flags = IORESOURCE_IRQ,
  415. },
  416. };
  417. static struct platform_device usb1_host_device = {
  418. .name = "r8a66597_hcd",
  419. .id = 1,
  420. .dev = {
  421. .dma_mask = NULL, /* not use dma */
  422. .coherent_dma_mask = 0xffffffff,
  423. .platform_data = &usb1_host_data,
  424. },
  425. .num_resources = ARRAY_SIZE(usb1_host_resources),
  426. .resource = usb1_host_resources,
  427. };
  428. /*
  429. * QHD display
  430. */
  431. #ifdef CONFIG_AP4EVB_QHD
  432. /* KEYSC (Needs SW43 set to ON) */
  433. static struct sh_keysc_info keysc_info = {
  434. .mode = SH_KEYSC_MODE_1,
  435. .scan_timing = 3,
  436. .delay = 2500,
  437. .keycodes = {
  438. KEY_0, KEY_1, KEY_2, KEY_3, KEY_4,
  439. KEY_5, KEY_6, KEY_7, KEY_8, KEY_9,
  440. KEY_A, KEY_B, KEY_C, KEY_D, KEY_E,
  441. KEY_F, KEY_G, KEY_H, KEY_I, KEY_J,
  442. KEY_K, KEY_L, KEY_M, KEY_N, KEY_O,
  443. },
  444. };
  445. static struct resource keysc_resources[] = {
  446. [0] = {
  447. .name = "KEYSC",
  448. .start = 0xe61b0000,
  449. .end = 0xe61b0063,
  450. .flags = IORESOURCE_MEM,
  451. },
  452. [1] = {
  453. .start = evt2irq(0x0be0), /* KEYSC_KEY */
  454. .flags = IORESOURCE_IRQ,
  455. },
  456. };
  457. static struct platform_device keysc_device = {
  458. .name = "sh_keysc",
  459. .id = 0, /* "keysc0" clock */
  460. .num_resources = ARRAY_SIZE(keysc_resources),
  461. .resource = keysc_resources,
  462. .dev = {
  463. .platform_data = &keysc_info,
  464. },
  465. };
  466. /* MIPI-DSI */
  467. static int sh_mipi_set_dot_clock(struct platform_device *pdev,
  468. void __iomem *base,
  469. int enable)
  470. {
  471. struct clk *pck = clk_get(&pdev->dev, "dsip_clk");
  472. if (IS_ERR(pck))
  473. return PTR_ERR(pck);
  474. if (enable) {
  475. /*
  476. * DSIPCLK = 24MHz
  477. * D-PHY = DSIPCLK * ((0x6*2)+1) = 312MHz (see .phyctrl)
  478. * HsByteCLK = D-PHY/8 = 39MHz
  479. *
  480. * X * Y * FPS =
  481. * (544+72+600+16) * (961+8+8+2) * 30 = 36.1MHz
  482. */
  483. clk_set_rate(pck, clk_round_rate(pck, 24000000));
  484. clk_enable(pck);
  485. } else {
  486. clk_disable(pck);
  487. }
  488. clk_put(pck);
  489. return 0;
  490. }
  491. static struct resource mipidsi0_resources[] = {
  492. [0] = {
  493. .start = 0xffc60000,
  494. .end = 0xffc63073,
  495. .flags = IORESOURCE_MEM,
  496. },
  497. [1] = {
  498. .start = 0xffc68000,
  499. .end = 0xffc680ef,
  500. .flags = IORESOURCE_MEM,
  501. },
  502. };
  503. static struct sh_mobile_lcdc_info lcdc_info;
  504. static struct sh_mipi_dsi_info mipidsi0_info = {
  505. .data_format = MIPI_RGB888,
  506. .lcd_chan = &lcdc_info.ch[0],
  507. .lane = 2,
  508. .vsynw_offset = 17,
  509. .phyctrl = 0x6 << 8,
  510. .flags = SH_MIPI_DSI_SYNC_PULSES_MODE |
  511. SH_MIPI_DSI_HSbyteCLK,
  512. .set_dot_clock = sh_mipi_set_dot_clock,
  513. };
  514. static struct platform_device mipidsi0_device = {
  515. .name = "sh-mipi-dsi",
  516. .num_resources = ARRAY_SIZE(mipidsi0_resources),
  517. .resource = mipidsi0_resources,
  518. .id = 0,
  519. .dev = {
  520. .platform_data = &mipidsi0_info,
  521. },
  522. };
  523. static struct platform_device *qhd_devices[] __initdata = {
  524. &mipidsi0_device,
  525. &keysc_device,
  526. };
  527. #endif /* CONFIG_AP4EVB_QHD */
  528. /* LCDC0 */
  529. static const struct fb_videomode ap4evb_lcdc_modes[] = {
  530. {
  531. #ifdef CONFIG_AP4EVB_QHD
  532. .name = "R63302(QHD)",
  533. .xres = 544,
  534. .yres = 961,
  535. .left_margin = 72,
  536. .right_margin = 600,
  537. .hsync_len = 16,
  538. .upper_margin = 8,
  539. .lower_margin = 8,
  540. .vsync_len = 2,
  541. .sync = FB_SYNC_VERT_HIGH_ACT | FB_SYNC_HOR_HIGH_ACT,
  542. #else
  543. .name = "WVGA Panel",
  544. .xres = 800,
  545. .yres = 480,
  546. .left_margin = 220,
  547. .right_margin = 110,
  548. .hsync_len = 70,
  549. .upper_margin = 20,
  550. .lower_margin = 5,
  551. .vsync_len = 5,
  552. .sync = 0,
  553. #endif
  554. },
  555. };
  556. static const struct sh_mobile_meram_cfg lcd_meram_cfg = {
  557. .icb[0] = {
  558. .meram_size = 0x40,
  559. },
  560. .icb[1] = {
  561. .meram_size = 0x40,
  562. },
  563. };
  564. static struct sh_mobile_lcdc_info lcdc_info = {
  565. .meram_dev = &meram_info,
  566. .ch[0] = {
  567. .chan = LCDC_CHAN_MAINLCD,
  568. .fourcc = V4L2_PIX_FMT_RGB565,
  569. .lcd_modes = ap4evb_lcdc_modes,
  570. .num_modes = ARRAY_SIZE(ap4evb_lcdc_modes),
  571. .meram_cfg = &lcd_meram_cfg,
  572. #ifdef CONFIG_AP4EVB_QHD
  573. .tx_dev = &mipidsi0_device,
  574. #endif
  575. }
  576. };
  577. static struct resource lcdc_resources[] = {
  578. [0] = {
  579. .name = "LCDC",
  580. .start = 0xfe940000, /* P4-only space */
  581. .end = 0xfe943fff,
  582. .flags = IORESOURCE_MEM,
  583. },
  584. [1] = {
  585. .start = intcs_evt2irq(0x580),
  586. .flags = IORESOURCE_IRQ,
  587. },
  588. };
  589. static struct platform_device lcdc_device = {
  590. .name = "sh_mobile_lcdc_fb",
  591. .num_resources = ARRAY_SIZE(lcdc_resources),
  592. .resource = lcdc_resources,
  593. .dev = {
  594. .platform_data = &lcdc_info,
  595. .coherent_dma_mask = ~0,
  596. },
  597. };
  598. /* FSI */
  599. #define IRQ_FSI evt2irq(0x1840)
  600. static int __fsi_set_rate(struct clk *clk, long rate, int enable)
  601. {
  602. int ret = 0;
  603. if (rate <= 0)
  604. return ret;
  605. if (enable) {
  606. ret = clk_set_rate(clk, rate);
  607. if (0 == ret)
  608. ret = clk_enable(clk);
  609. } else {
  610. clk_disable(clk);
  611. }
  612. return ret;
  613. }
  614. static int __fsi_set_round_rate(struct clk *clk, long rate, int enable)
  615. {
  616. return __fsi_set_rate(clk, clk_round_rate(clk, rate), enable);
  617. }
  618. static int fsi_ak4642_set_rate(struct device *dev, int rate, int enable)
  619. {
  620. struct clk *fsia_ick;
  621. struct clk *fsiack;
  622. int ret = -EIO;
  623. fsia_ick = clk_get(dev, "icka");
  624. if (IS_ERR(fsia_ick))
  625. return PTR_ERR(fsia_ick);
  626. /*
  627. * FSIACK is connected to AK4642,
  628. * and use external clock pin from it.
  629. * it is parent of fsia_ick now.
  630. */
  631. fsiack = clk_get_parent(fsia_ick);
  632. if (!fsiack)
  633. goto fsia_ick_out;
  634. /*
  635. * we get 1/1 divided clock by setting same rate to fsiack and fsia_ick
  636. *
  637. ** FIXME **
  638. * Because the freq_table of external clk (fsiack) are all 0,
  639. * the return value of clk_round_rate became 0.
  640. * So, it use __fsi_set_rate here.
  641. */
  642. ret = __fsi_set_rate(fsiack, rate, enable);
  643. if (ret < 0)
  644. goto fsiack_out;
  645. ret = __fsi_set_round_rate(fsia_ick, rate, enable);
  646. if ((ret < 0) && enable)
  647. __fsi_set_round_rate(fsiack, rate, 0); /* disable FSI ACK */
  648. fsiack_out:
  649. clk_put(fsiack);
  650. fsia_ick_out:
  651. clk_put(fsia_ick);
  652. return 0;
  653. }
  654. static int fsi_hdmi_set_rate(struct device *dev, int rate, int enable)
  655. {
  656. struct clk *fsib_clk;
  657. struct clk *fdiv_clk = &sh7372_fsidivb_clk;
  658. long fsib_rate = 0;
  659. long fdiv_rate = 0;
  660. int ackmd_bpfmd;
  661. int ret;
  662. switch (rate) {
  663. case 44100:
  664. fsib_rate = rate * 256;
  665. ackmd_bpfmd = SH_FSI_ACKMD_256 | SH_FSI_BPFMD_64;
  666. break;
  667. case 48000:
  668. fsib_rate = 85428000; /* around 48kHz x 256 x 7 */
  669. fdiv_rate = rate * 256;
  670. ackmd_bpfmd = SH_FSI_ACKMD_256 | SH_FSI_BPFMD_64;
  671. break;
  672. default:
  673. pr_err("unsupported rate in FSI2 port B\n");
  674. return -EINVAL;
  675. }
  676. /* FSI B setting */
  677. fsib_clk = clk_get(dev, "ickb");
  678. if (IS_ERR(fsib_clk))
  679. return -EIO;
  680. ret = __fsi_set_round_rate(fsib_clk, fsib_rate, enable);
  681. if (ret < 0)
  682. goto fsi_set_rate_end;
  683. /* FSI DIV setting */
  684. ret = __fsi_set_round_rate(fdiv_clk, fdiv_rate, enable);
  685. if (ret < 0) {
  686. /* disable FSI B */
  687. if (enable)
  688. __fsi_set_round_rate(fsib_clk, fsib_rate, 0);
  689. goto fsi_set_rate_end;
  690. }
  691. ret = ackmd_bpfmd;
  692. fsi_set_rate_end:
  693. clk_put(fsib_clk);
  694. return ret;
  695. }
  696. static struct sh_fsi_platform_info fsi_info = {
  697. .port_a = {
  698. .flags = SH_FSI_BRS_INV,
  699. .set_rate = fsi_ak4642_set_rate,
  700. },
  701. .port_b = {
  702. .flags = SH_FSI_BRS_INV |
  703. SH_FSI_BRM_INV |
  704. SH_FSI_LRS_INV |
  705. SH_FSI_FMT_SPDIF,
  706. .set_rate = fsi_hdmi_set_rate,
  707. },
  708. };
  709. static struct resource fsi_resources[] = {
  710. [0] = {
  711. .name = "FSI",
  712. .start = 0xFE3C0000,
  713. .end = 0xFE3C0400 - 1,
  714. .flags = IORESOURCE_MEM,
  715. },
  716. [1] = {
  717. .start = IRQ_FSI,
  718. .flags = IORESOURCE_IRQ,
  719. },
  720. };
  721. static struct platform_device fsi_device = {
  722. .name = "sh_fsi2",
  723. .id = -1,
  724. .num_resources = ARRAY_SIZE(fsi_resources),
  725. .resource = fsi_resources,
  726. .dev = {
  727. .platform_data = &fsi_info,
  728. },
  729. };
  730. static struct asoc_simple_dai_init_info fsi2_ak4643_init_info = {
  731. .fmt = SND_SOC_DAIFMT_LEFT_J,
  732. .codec_daifmt = SND_SOC_DAIFMT_CBM_CFM,
  733. .cpu_daifmt = SND_SOC_DAIFMT_CBS_CFS,
  734. .sysclk = 11289600,
  735. };
  736. static struct asoc_simple_card_info fsi2_ak4643_info = {
  737. .name = "AK4643",
  738. .card = "FSI2A-AK4643",
  739. .cpu_dai = "fsia-dai",
  740. .codec = "ak4642-codec.0-0013",
  741. .platform = "sh_fsi2",
  742. .codec_dai = "ak4642-hifi",
  743. .init = &fsi2_ak4643_init_info,
  744. };
  745. static struct platform_device fsi_ak4643_device = {
  746. .name = "asoc-simple-card",
  747. .dev = {
  748. .platform_data = &fsi2_ak4643_info,
  749. },
  750. };
  751. /* LCDC1 */
  752. static long ap4evb_clk_optimize(unsigned long target, unsigned long *best_freq,
  753. unsigned long *parent_freq);
  754. static struct sh_mobile_hdmi_info hdmi_info = {
  755. .flags = HDMI_SND_SRC_SPDIF,
  756. .clk_optimize_parent = ap4evb_clk_optimize,
  757. };
  758. static struct resource hdmi_resources[] = {
  759. [0] = {
  760. .name = "HDMI",
  761. .start = 0xe6be0000,
  762. .end = 0xe6be00ff,
  763. .flags = IORESOURCE_MEM,
  764. },
  765. [1] = {
  766. /* There's also an HDMI interrupt on INTCS @ 0x18e0 */
  767. .start = evt2irq(0x17e0),
  768. .flags = IORESOURCE_IRQ,
  769. },
  770. };
  771. static struct platform_device hdmi_device = {
  772. .name = "sh-mobile-hdmi",
  773. .num_resources = ARRAY_SIZE(hdmi_resources),
  774. .resource = hdmi_resources,
  775. .id = -1,
  776. .dev = {
  777. .platform_data = &hdmi_info,
  778. },
  779. };
  780. static long ap4evb_clk_optimize(unsigned long target, unsigned long *best_freq,
  781. unsigned long *parent_freq)
  782. {
  783. struct clk *hdmi_ick = clk_get(&hdmi_device.dev, "ick");
  784. long error;
  785. if (IS_ERR(hdmi_ick)) {
  786. int ret = PTR_ERR(hdmi_ick);
  787. pr_err("Cannot get HDMI ICK: %d\n", ret);
  788. return ret;
  789. }
  790. error = clk_round_parent(hdmi_ick, target, best_freq, parent_freq, 1, 64);
  791. clk_put(hdmi_ick);
  792. return error;
  793. }
  794. static const struct sh_mobile_meram_cfg hdmi_meram_cfg = {
  795. .icb[0] = {
  796. .meram_size = 0x100,
  797. },
  798. .icb[1] = {
  799. .meram_size = 0x100,
  800. },
  801. };
  802. static struct sh_mobile_lcdc_info sh_mobile_lcdc1_info = {
  803. .clock_source = LCDC_CLK_EXTERNAL,
  804. .meram_dev = &meram_info,
  805. .ch[0] = {
  806. .chan = LCDC_CHAN_MAINLCD,
  807. .fourcc = V4L2_PIX_FMT_RGB565,
  808. .interface_type = RGB24,
  809. .clock_divider = 1,
  810. .flags = LCDC_FLAGS_DWPOL,
  811. .meram_cfg = &hdmi_meram_cfg,
  812. .tx_dev = &hdmi_device,
  813. }
  814. };
  815. static struct resource lcdc1_resources[] = {
  816. [0] = {
  817. .name = "LCDC1",
  818. .start = 0xfe944000,
  819. .end = 0xfe947fff,
  820. .flags = IORESOURCE_MEM,
  821. },
  822. [1] = {
  823. .start = intcs_evt2irq(0x1780),
  824. .flags = IORESOURCE_IRQ,
  825. },
  826. };
  827. static struct platform_device lcdc1_device = {
  828. .name = "sh_mobile_lcdc_fb",
  829. .num_resources = ARRAY_SIZE(lcdc1_resources),
  830. .resource = lcdc1_resources,
  831. .id = 1,
  832. .dev = {
  833. .platform_data = &sh_mobile_lcdc1_info,
  834. .coherent_dma_mask = ~0,
  835. },
  836. };
  837. static struct asoc_simple_dai_init_info fsi2_hdmi_init_info = {
  838. .cpu_daifmt = SND_SOC_DAIFMT_CBM_CFM,
  839. };
  840. static struct asoc_simple_card_info fsi2_hdmi_info = {
  841. .name = "HDMI",
  842. .card = "FSI2B-HDMI",
  843. .cpu_dai = "fsib-dai",
  844. .codec = "sh-mobile-hdmi",
  845. .platform = "sh_fsi2",
  846. .codec_dai = "sh_mobile_hdmi-hifi",
  847. .init = &fsi2_hdmi_init_info,
  848. };
  849. static struct platform_device fsi_hdmi_device = {
  850. .name = "asoc-simple-card",
  851. .id = 1,
  852. .dev = {
  853. .platform_data = &fsi2_hdmi_info,
  854. },
  855. };
  856. static struct gpio_led ap4evb_leds[] = {
  857. {
  858. .name = "led4",
  859. .gpio = GPIO_PORT185,
  860. .default_state = LEDS_GPIO_DEFSTATE_ON,
  861. },
  862. {
  863. .name = "led2",
  864. .gpio = GPIO_PORT186,
  865. .default_state = LEDS_GPIO_DEFSTATE_ON,
  866. },
  867. {
  868. .name = "led3",
  869. .gpio = GPIO_PORT187,
  870. .default_state = LEDS_GPIO_DEFSTATE_ON,
  871. },
  872. {
  873. .name = "led1",
  874. .gpio = GPIO_PORT188,
  875. .default_state = LEDS_GPIO_DEFSTATE_ON,
  876. }
  877. };
  878. static struct gpio_led_platform_data ap4evb_leds_pdata = {
  879. .num_leds = ARRAY_SIZE(ap4evb_leds),
  880. .leds = ap4evb_leds,
  881. };
  882. static struct platform_device leds_device = {
  883. .name = "leds-gpio",
  884. .id = 0,
  885. .dev = {
  886. .platform_data = &ap4evb_leds_pdata,
  887. },
  888. };
  889. static struct i2c_board_info imx074_info = {
  890. I2C_BOARD_INFO("imx074", 0x1a),
  891. };
  892. static struct soc_camera_link imx074_link = {
  893. .bus_id = 0,
  894. .board_info = &imx074_info,
  895. .i2c_adapter_id = 0,
  896. .module_name = "imx074",
  897. };
  898. static struct platform_device ap4evb_camera = {
  899. .name = "soc-camera-pdrv",
  900. .id = 0,
  901. .dev = {
  902. .platform_data = &imx074_link,
  903. },
  904. };
  905. static struct sh_csi2_client_config csi2_clients[] = {
  906. {
  907. .phy = SH_CSI2_PHY_MAIN,
  908. .lanes = 0, /* default: 2 lanes */
  909. .channel = 0,
  910. .pdev = &ap4evb_camera,
  911. },
  912. };
  913. static struct sh_csi2_pdata csi2_info = {
  914. .type = SH_CSI2C,
  915. .clients = csi2_clients,
  916. .num_clients = ARRAY_SIZE(csi2_clients),
  917. .flags = SH_CSI2_ECC | SH_CSI2_CRC,
  918. };
  919. static struct resource csi2_resources[] = {
  920. [0] = {
  921. .name = "CSI2",
  922. .start = 0xffc90000,
  923. .end = 0xffc90fff,
  924. .flags = IORESOURCE_MEM,
  925. },
  926. [1] = {
  927. .start = intcs_evt2irq(0x17a0),
  928. .flags = IORESOURCE_IRQ,
  929. },
  930. };
  931. static struct sh_mobile_ceu_companion csi2 = {
  932. .id = 0,
  933. .num_resources = ARRAY_SIZE(csi2_resources),
  934. .resource = csi2_resources,
  935. .platform_data = &csi2_info,
  936. };
  937. static struct sh_mobile_ceu_info sh_mobile_ceu_info = {
  938. .flags = SH_CEU_FLAG_USE_8BIT_BUS,
  939. .max_width = 8188,
  940. .max_height = 8188,
  941. .csi2 = &csi2,
  942. };
  943. static struct resource ceu_resources[] = {
  944. [0] = {
  945. .name = "CEU",
  946. .start = 0xfe910000,
  947. .end = 0xfe91009f,
  948. .flags = IORESOURCE_MEM,
  949. },
  950. [1] = {
  951. .start = intcs_evt2irq(0x880),
  952. .flags = IORESOURCE_IRQ,
  953. },
  954. [2] = {
  955. /* place holder for contiguous memory */
  956. },
  957. };
  958. static struct platform_device ceu_device = {
  959. .name = "sh_mobile_ceu",
  960. .id = 0, /* "ceu0" clock */
  961. .num_resources = ARRAY_SIZE(ceu_resources),
  962. .resource = ceu_resources,
  963. .dev = {
  964. .platform_data = &sh_mobile_ceu_info,
  965. .coherent_dma_mask = 0xffffffff,
  966. },
  967. };
  968. static struct platform_device *ap4evb_devices[] __initdata = {
  969. &leds_device,
  970. &nor_flash_device,
  971. &smc911x_device,
  972. &sdhi0_device,
  973. &sdhi1_device,
  974. &usb1_host_device,
  975. &fsi_device,
  976. &fsi_ak4643_device,
  977. &fsi_hdmi_device,
  978. &sh_mmcif_device,
  979. &hdmi_device,
  980. &lcdc_device,
  981. &lcdc1_device,
  982. &ceu_device,
  983. &ap4evb_camera,
  984. &meram_device,
  985. };
  986. static void __init hdmi_init_pm_clock(void)
  987. {
  988. struct clk *hdmi_ick = clk_get(&hdmi_device.dev, "ick");
  989. int ret;
  990. long rate;
  991. if (IS_ERR(hdmi_ick)) {
  992. ret = PTR_ERR(hdmi_ick);
  993. pr_err("Cannot get HDMI ICK: %d\n", ret);
  994. goto out;
  995. }
  996. ret = clk_set_parent(&sh7372_pllc2_clk, &sh7372_dv_clki_div2_clk);
  997. if (ret < 0) {
  998. pr_err("Cannot set PLLC2 parent: %d, %d users\n", ret, sh7372_pllc2_clk.usecount);
  999. goto out;
  1000. }
  1001. pr_debug("PLLC2 initial frequency %lu\n", clk_get_rate(&sh7372_pllc2_clk));
  1002. rate = clk_round_rate(&sh7372_pllc2_clk, 594000000);
  1003. if (rate < 0) {
  1004. pr_err("Cannot get suitable rate: %ld\n", rate);
  1005. ret = rate;
  1006. goto out;
  1007. }
  1008. ret = clk_set_rate(&sh7372_pllc2_clk, rate);
  1009. if (ret < 0) {
  1010. pr_err("Cannot set rate %ld: %d\n", rate, ret);
  1011. goto out;
  1012. }
  1013. pr_debug("PLLC2 set frequency %lu\n", rate);
  1014. ret = clk_set_parent(hdmi_ick, &sh7372_pllc2_clk);
  1015. if (ret < 0)
  1016. pr_err("Cannot set HDMI parent: %d\n", ret);
  1017. out:
  1018. if (!IS_ERR(hdmi_ick))
  1019. clk_put(hdmi_ick);
  1020. }
  1021. static void __init fsi_init_pm_clock(void)
  1022. {
  1023. struct clk *fsia_ick;
  1024. int ret;
  1025. fsia_ick = clk_get(&fsi_device.dev, "icka");
  1026. if (IS_ERR(fsia_ick)) {
  1027. ret = PTR_ERR(fsia_ick);
  1028. pr_err("Cannot get FSI ICK: %d\n", ret);
  1029. return;
  1030. }
  1031. ret = clk_set_parent(fsia_ick, &sh7372_fsiack_clk);
  1032. if (ret < 0)
  1033. pr_err("Cannot set FSI-A parent: %d\n", ret);
  1034. clk_put(fsia_ick);
  1035. }
  1036. /* TouchScreen */
  1037. #ifdef CONFIG_AP4EVB_QHD
  1038. # define GPIO_TSC_IRQ GPIO_FN_IRQ28_123
  1039. # define GPIO_TSC_PORT GPIO_PORT123
  1040. #else /* WVGA */
  1041. # define GPIO_TSC_IRQ GPIO_FN_IRQ7_40
  1042. # define GPIO_TSC_PORT GPIO_PORT40
  1043. #endif
  1044. #define IRQ28 evt2irq(0x3380) /* IRQ28A */
  1045. #define IRQ7 evt2irq(0x02e0) /* IRQ7A */
  1046. static int ts_get_pendown_state(void)
  1047. {
  1048. int val;
  1049. gpio_free(GPIO_TSC_IRQ);
  1050. gpio_request(GPIO_TSC_PORT, NULL);
  1051. gpio_direction_input(GPIO_TSC_PORT);
  1052. val = gpio_get_value(GPIO_TSC_PORT);
  1053. gpio_request(GPIO_TSC_IRQ, NULL);
  1054. return !val;
  1055. }
  1056. static int ts_init(void)
  1057. {
  1058. gpio_request(GPIO_TSC_IRQ, NULL);
  1059. return 0;
  1060. }
  1061. static struct tsc2007_platform_data tsc2007_info = {
  1062. .model = 2007,
  1063. .x_plate_ohms = 180,
  1064. .get_pendown_state = ts_get_pendown_state,
  1065. .init_platform_hw = ts_init,
  1066. };
  1067. static struct i2c_board_info tsc_device = {
  1068. I2C_BOARD_INFO("tsc2007", 0x48),
  1069. .type = "tsc2007",
  1070. .platform_data = &tsc2007_info,
  1071. /*.irq is selected on ap4evb_init */
  1072. };
  1073. /* I2C */
  1074. static struct i2c_board_info i2c0_devices[] = {
  1075. {
  1076. I2C_BOARD_INFO("ak4643", 0x13),
  1077. },
  1078. };
  1079. static struct i2c_board_info i2c1_devices[] = {
  1080. {
  1081. I2C_BOARD_INFO("r2025sd", 0x32),
  1082. },
  1083. };
  1084. #define GPIO_PORT9CR IOMEM(0xE6051009)
  1085. #define GPIO_PORT10CR IOMEM(0xE605100A)
  1086. #define USCCR1 IOMEM(0xE6058144)
  1087. static void __init ap4evb_init(void)
  1088. {
  1089. struct pm_domain_device domain_devices[] = {
  1090. { "A4LC", &lcdc1_device, },
  1091. { "A4LC", &lcdc_device, },
  1092. { "A4MP", &fsi_device, },
  1093. { "A3SP", &sh_mmcif_device, },
  1094. { "A3SP", &sdhi0_device, },
  1095. { "A3SP", &sdhi1_device, },
  1096. { "A4R", &ceu_device, },
  1097. };
  1098. u32 srcr4;
  1099. struct clk *clk;
  1100. regulator_register_always_on(0, "fixed-1.8V", fixed1v8_power_consumers,
  1101. ARRAY_SIZE(fixed1v8_power_consumers), 1800000);
  1102. regulator_register_always_on(1, "fixed-3.3V", fixed3v3_power_consumers,
  1103. ARRAY_SIZE(fixed3v3_power_consumers), 3300000);
  1104. regulator_register_fixed(2, dummy_supplies, ARRAY_SIZE(dummy_supplies));
  1105. /* External clock source */
  1106. clk_set_rate(&sh7372_dv_clki_clk, 27000000);
  1107. sh7372_pinmux_init();
  1108. /* enable SCIFA0 */
  1109. gpio_request(GPIO_FN_SCIFA0_TXD, NULL);
  1110. gpio_request(GPIO_FN_SCIFA0_RXD, NULL);
  1111. /* enable SMSC911X */
  1112. gpio_request(GPIO_FN_CS5A, NULL);
  1113. gpio_request(GPIO_FN_IRQ6_39, NULL);
  1114. /* enable Debug switch (S6) */
  1115. gpio_request(GPIO_PORT32, NULL);
  1116. gpio_request(GPIO_PORT33, NULL);
  1117. gpio_request(GPIO_PORT34, NULL);
  1118. gpio_request(GPIO_PORT35, NULL);
  1119. gpio_direction_input(GPIO_PORT32);
  1120. gpio_direction_input(GPIO_PORT33);
  1121. gpio_direction_input(GPIO_PORT34);
  1122. gpio_direction_input(GPIO_PORT35);
  1123. gpio_export(GPIO_PORT32, 0);
  1124. gpio_export(GPIO_PORT33, 0);
  1125. gpio_export(GPIO_PORT34, 0);
  1126. gpio_export(GPIO_PORT35, 0);
  1127. /* SDHI0 */
  1128. gpio_request(GPIO_FN_SDHICD0, NULL);
  1129. gpio_request(GPIO_FN_SDHIWP0, NULL);
  1130. gpio_request(GPIO_FN_SDHICMD0, NULL);
  1131. gpio_request(GPIO_FN_SDHICLK0, NULL);
  1132. gpio_request(GPIO_FN_SDHID0_3, NULL);
  1133. gpio_request(GPIO_FN_SDHID0_2, NULL);
  1134. gpio_request(GPIO_FN_SDHID0_1, NULL);
  1135. gpio_request(GPIO_FN_SDHID0_0, NULL);
  1136. /* SDHI1 */
  1137. gpio_request(GPIO_FN_SDHICMD1, NULL);
  1138. gpio_request(GPIO_FN_SDHICLK1, NULL);
  1139. gpio_request(GPIO_FN_SDHID1_3, NULL);
  1140. gpio_request(GPIO_FN_SDHID1_2, NULL);
  1141. gpio_request(GPIO_FN_SDHID1_1, NULL);
  1142. gpio_request(GPIO_FN_SDHID1_0, NULL);
  1143. /* MMCIF */
  1144. gpio_request(GPIO_FN_MMCD0_0, NULL);
  1145. gpio_request(GPIO_FN_MMCD0_1, NULL);
  1146. gpio_request(GPIO_FN_MMCD0_2, NULL);
  1147. gpio_request(GPIO_FN_MMCD0_3, NULL);
  1148. gpio_request(GPIO_FN_MMCD0_4, NULL);
  1149. gpio_request(GPIO_FN_MMCD0_5, NULL);
  1150. gpio_request(GPIO_FN_MMCD0_6, NULL);
  1151. gpio_request(GPIO_FN_MMCD0_7, NULL);
  1152. gpio_request(GPIO_FN_MMCCMD0, NULL);
  1153. gpio_request(GPIO_FN_MMCCLK0, NULL);
  1154. /* USB enable */
  1155. gpio_request(GPIO_FN_VBUS0_1, NULL);
  1156. gpio_request(GPIO_FN_IDIN_1_18, NULL);
  1157. gpio_request(GPIO_FN_PWEN_1_115, NULL);
  1158. gpio_request(GPIO_FN_OVCN_1_114, NULL);
  1159. gpio_request(GPIO_FN_EXTLP_1, NULL);
  1160. gpio_request(GPIO_FN_OVCN2_1, NULL);
  1161. /* setup USB phy */
  1162. __raw_writew(0x8a0a, IOMEM(0xE6058130)); /* USBCR4 */
  1163. /* enable FSI2 port A (ak4643) */
  1164. gpio_request(GPIO_FN_FSIAIBT, NULL);
  1165. gpio_request(GPIO_FN_FSIAILR, NULL);
  1166. gpio_request(GPIO_FN_FSIAISLD, NULL);
  1167. gpio_request(GPIO_FN_FSIAOSLD, NULL);
  1168. gpio_request(GPIO_PORT161, NULL);
  1169. gpio_direction_output(GPIO_PORT161, 0); /* slave */
  1170. gpio_request(GPIO_PORT9, NULL);
  1171. gpio_request(GPIO_PORT10, NULL);
  1172. gpio_direction_none(GPIO_PORT9CR); /* FSIAOBT needs no direction */
  1173. gpio_direction_none(GPIO_PORT10CR); /* FSIAOLR needs no direction */
  1174. /* card detect pin for MMC slot (CN7) */
  1175. gpio_request(GPIO_PORT41, NULL);
  1176. gpio_direction_input(GPIO_PORT41);
  1177. /* setup FSI2 port B (HDMI) */
  1178. gpio_request(GPIO_FN_FSIBCK, NULL);
  1179. __raw_writew(__raw_readw(USCCR1) & ~(1 << 6), USCCR1); /* use SPDIF */
  1180. /* set SPU2 clock to 119.6 MHz */
  1181. clk = clk_get(NULL, "spu_clk");
  1182. if (!IS_ERR(clk)) {
  1183. clk_set_rate(clk, clk_round_rate(clk, 119600000));
  1184. clk_put(clk);
  1185. }
  1186. /*
  1187. * set irq priority, to avoid sound chopping
  1188. * when NFS rootfs is used
  1189. * FSI(3) > SMSC911X(2)
  1190. */
  1191. intc_set_priority(IRQ_FSI, 3);
  1192. i2c_register_board_info(0, i2c0_devices,
  1193. ARRAY_SIZE(i2c0_devices));
  1194. i2c_register_board_info(1, i2c1_devices,
  1195. ARRAY_SIZE(i2c1_devices));
  1196. #ifdef CONFIG_AP4EVB_QHD
  1197. /*
  1198. * For QHD Panel (MIPI-DSI, CONFIG_AP4EVB_QHD=y) and
  1199. * IRQ28 for Touch Panel, set dip switches S3, S43 as OFF, ON.
  1200. */
  1201. /* enable KEYSC */
  1202. gpio_request(GPIO_FN_KEYOUT0, NULL);
  1203. gpio_request(GPIO_FN_KEYOUT1, NULL);
  1204. gpio_request(GPIO_FN_KEYOUT2, NULL);
  1205. gpio_request(GPIO_FN_KEYOUT3, NULL);
  1206. gpio_request(GPIO_FN_KEYOUT4, NULL);
  1207. gpio_request(GPIO_FN_KEYIN0_136, NULL);
  1208. gpio_request(GPIO_FN_KEYIN1_135, NULL);
  1209. gpio_request(GPIO_FN_KEYIN2_134, NULL);
  1210. gpio_request(GPIO_FN_KEYIN3_133, NULL);
  1211. gpio_request(GPIO_FN_KEYIN4, NULL);
  1212. /* enable TouchScreen */
  1213. irq_set_irq_type(IRQ28, IRQ_TYPE_LEVEL_LOW);
  1214. tsc_device.irq = IRQ28;
  1215. i2c_register_board_info(1, &tsc_device, 1);
  1216. /* LCDC0 */
  1217. lcdc_info.clock_source = LCDC_CLK_PERIPHERAL;
  1218. lcdc_info.ch[0].interface_type = RGB24;
  1219. lcdc_info.ch[0].clock_divider = 1;
  1220. lcdc_info.ch[0].flags = LCDC_FLAGS_DWPOL;
  1221. lcdc_info.ch[0].panel_cfg.width = 44;
  1222. lcdc_info.ch[0].panel_cfg.height = 79;
  1223. platform_add_devices(qhd_devices, ARRAY_SIZE(qhd_devices));
  1224. #else
  1225. /*
  1226. * For WVGA Panel (18-bit RGB, CONFIG_AP4EVB_WVGA=y) and
  1227. * IRQ7 for Touch Panel, set dip switches S3, S43 to ON, OFF.
  1228. */
  1229. gpio_request(GPIO_FN_LCDD17, NULL);
  1230. gpio_request(GPIO_FN_LCDD16, NULL);
  1231. gpio_request(GPIO_FN_LCDD15, NULL);
  1232. gpio_request(GPIO_FN_LCDD14, NULL);
  1233. gpio_request(GPIO_FN_LCDD13, NULL);
  1234. gpio_request(GPIO_FN_LCDD12, NULL);
  1235. gpio_request(GPIO_FN_LCDD11, NULL);
  1236. gpio_request(GPIO_FN_LCDD10, NULL);
  1237. gpio_request(GPIO_FN_LCDD9, NULL);
  1238. gpio_request(GPIO_FN_LCDD8, NULL);
  1239. gpio_request(GPIO_FN_LCDD7, NULL);
  1240. gpio_request(GPIO_FN_LCDD6, NULL);
  1241. gpio_request(GPIO_FN_LCDD5, NULL);
  1242. gpio_request(GPIO_FN_LCDD4, NULL);
  1243. gpio_request(GPIO_FN_LCDD3, NULL);
  1244. gpio_request(GPIO_FN_LCDD2, NULL);
  1245. gpio_request(GPIO_FN_LCDD1, NULL);
  1246. gpio_request(GPIO_FN_LCDD0, NULL);
  1247. gpio_request(GPIO_FN_LCDDISP, NULL);
  1248. gpio_request(GPIO_FN_LCDDCK, NULL);
  1249. gpio_request(GPIO_PORT189, NULL); /* backlight */
  1250. gpio_direction_output(GPIO_PORT189, 1);
  1251. gpio_request(GPIO_PORT151, NULL); /* LCDDON */
  1252. gpio_direction_output(GPIO_PORT151, 1);
  1253. lcdc_info.clock_source = LCDC_CLK_BUS;
  1254. lcdc_info.ch[0].interface_type = RGB18;
  1255. lcdc_info.ch[0].clock_divider = 3;
  1256. lcdc_info.ch[0].flags = 0;
  1257. lcdc_info.ch[0].panel_cfg.width = 152;
  1258. lcdc_info.ch[0].panel_cfg.height = 91;
  1259. /* enable TouchScreen */
  1260. irq_set_irq_type(IRQ7, IRQ_TYPE_LEVEL_LOW);
  1261. tsc_device.irq = IRQ7;
  1262. i2c_register_board_info(0, &tsc_device, 1);
  1263. #endif /* CONFIG_AP4EVB_QHD */
  1264. /* CEU */
  1265. /*
  1266. * TODO: reserve memory for V4L2 DMA buffers, when a suitable API
  1267. * becomes available
  1268. */
  1269. /* MIPI-CSI stuff */
  1270. gpio_request(GPIO_FN_VIO_CKO, NULL);
  1271. clk = clk_get(NULL, "vck1_clk");
  1272. if (!IS_ERR(clk)) {
  1273. clk_set_rate(clk, clk_round_rate(clk, 13000000));
  1274. clk_enable(clk);
  1275. clk_put(clk);
  1276. }
  1277. sh7372_add_standard_devices();
  1278. /* HDMI */
  1279. gpio_request(GPIO_FN_HDMI_HPD, NULL);
  1280. gpio_request(GPIO_FN_HDMI_CEC, NULL);
  1281. /* Reset HDMI, must be held at least one EXTALR (32768Hz) period */
  1282. #define SRCR4 IOMEM(0xe61580bc)
  1283. srcr4 = __raw_readl(SRCR4);
  1284. __raw_writel(srcr4 | (1 << 13), SRCR4);
  1285. udelay(50);
  1286. __raw_writel(srcr4 & ~(1 << 13), SRCR4);
  1287. platform_add_devices(ap4evb_devices, ARRAY_SIZE(ap4evb_devices));
  1288. rmobile_add_devices_to_domains(domain_devices,
  1289. ARRAY_SIZE(domain_devices));
  1290. hdmi_init_pm_clock();
  1291. fsi_init_pm_clock();
  1292. sh7372_pm_init();
  1293. pm_clk_add(&fsi_device.dev, "spu2");
  1294. pm_clk_add(&lcdc1_device.dev, "hdmi");
  1295. }
  1296. MACHINE_START(AP4EVB, "ap4evb")
  1297. .map_io = sh7372_map_io,
  1298. .init_early = sh7372_add_early_devices,
  1299. .init_irq = sh7372_init_irq,
  1300. .handle_irq = shmobile_handle_irq_intc,
  1301. .init_machine = ap4evb_init,
  1302. .init_late = sh7372_pm_init_late,
  1303. .timer = &shmobile_timer,
  1304. MACHINE_END