mach-crag6410-module.c 7.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312
  1. /* Speyside modules for Cragganmore - board data probing
  2. *
  3. * Copyright 2011 Wolfson Microelectronics plc
  4. * Mark Brown <broonie@opensource.wolfsonmicro.com>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. #include <linux/export.h>
  11. #include <linux/interrupt.h>
  12. #include <linux/i2c.h>
  13. #include <linux/spi/spi.h>
  14. #include <linux/mfd/wm831x/irq.h>
  15. #include <linux/mfd/wm831x/gpio.h>
  16. #include <linux/mfd/wm8994/pdata.h>
  17. #include <linux/mfd/arizona/pdata.h>
  18. #include <linux/regulator/machine.h>
  19. #include <sound/wm5100.h>
  20. #include <sound/wm8996.h>
  21. #include <sound/wm8962.h>
  22. #include <sound/wm9081.h>
  23. #include <linux/platform_data/spi-s3c64xx.h>
  24. #include <mach/crag6410.h>
  25. static struct s3c64xx_spi_csinfo wm0010_spi_csinfo = {
  26. .line = S3C64XX_GPC(3),
  27. };
  28. static struct spi_board_info wm1253_devs[] = {
  29. [0] = {
  30. .modalias = "wm0010",
  31. .bus_num = 0,
  32. .chip_select = 0,
  33. .mode = SPI_MODE_0,
  34. .irq = S3C_EINT(5),
  35. .controller_data = &wm0010_spi_csinfo,
  36. },
  37. };
  38. static struct wm5100_pdata wm5100_pdata = {
  39. .ldo_ena = S3C64XX_GPN(7),
  40. .irq_flags = IRQF_TRIGGER_HIGH,
  41. .gpio_base = CODEC_GPIO_BASE,
  42. .in_mode = {
  43. WM5100_IN_DIFF,
  44. WM5100_IN_DIFF,
  45. WM5100_IN_DIFF,
  46. WM5100_IN_SE,
  47. },
  48. .hp_pol = CODEC_GPIO_BASE + 3,
  49. .jack_modes = {
  50. { WM5100_MICDET_MICBIAS3, 0, 0 },
  51. { WM5100_MICDET_MICBIAS2, 1, 1 },
  52. },
  53. .gpio_defaults = {
  54. 0,
  55. 0,
  56. 0,
  57. 0,
  58. 0x2, /* IRQ: CMOS output */
  59. 0x3, /* CLKOUT: CMOS output */
  60. },
  61. };
  62. static struct wm8996_retune_mobile_config wm8996_retune[] = {
  63. {
  64. .name = "Sub LPF",
  65. .rate = 48000,
  66. .regs = {
  67. 0x6318, 0x6300, 0x1000, 0x0000, 0x0004, 0x2000, 0xF000,
  68. 0x0000, 0x0004, 0x2000, 0xF000, 0x0000, 0x0004, 0x2000,
  69. 0xF000, 0x0000, 0x0004, 0x1000, 0x0800, 0x4000
  70. },
  71. },
  72. {
  73. .name = "Sub HPF",
  74. .rate = 48000,
  75. .regs = {
  76. 0x000A, 0x6300, 0x1000, 0x0000, 0x0004, 0x2000, 0xF000,
  77. 0x0000, 0x0004, 0x2000, 0xF000, 0x0000, 0x0004, 0x2000,
  78. 0xF000, 0x0000, 0x0004, 0x1000, 0x0800, 0x4000
  79. },
  80. },
  81. };
  82. static struct wm8996_pdata wm8996_pdata __initdata = {
  83. .ldo_ena = S3C64XX_GPN(7),
  84. .gpio_base = CODEC_GPIO_BASE,
  85. .micdet_def = 1,
  86. .inl_mode = WM8996_DIFFERRENTIAL_1,
  87. .inr_mode = WM8996_DIFFERRENTIAL_1,
  88. .irq_flags = IRQF_TRIGGER_RISING,
  89. .gpio_default = {
  90. 0x8001, /* GPIO1 == ADCLRCLK1 */
  91. 0x8001, /* GPIO2 == ADCLRCLK2, input due to CPU */
  92. 0x0141, /* GPIO3 == HP_SEL */
  93. 0x0002, /* GPIO4 == IRQ */
  94. 0x020e, /* GPIO5 == CLKOUT */
  95. },
  96. .retune_mobile_cfgs = wm8996_retune,
  97. .num_retune_mobile_cfgs = ARRAY_SIZE(wm8996_retune),
  98. };
  99. static struct wm8962_pdata wm8962_pdata __initdata = {
  100. .gpio_init = {
  101. 0,
  102. WM8962_GPIO_FN_OPCLK,
  103. WM8962_GPIO_FN_DMICCLK,
  104. 0,
  105. 0x8000 | WM8962_GPIO_FN_DMICDAT,
  106. WM8962_GPIO_FN_IRQ, /* Open drain mode */
  107. },
  108. .in4_dc_measure = true,
  109. };
  110. static struct wm9081_pdata wm9081_pdata __initdata = {
  111. .irq_high = false,
  112. .irq_cmos = false,
  113. };
  114. static const struct i2c_board_info wm1254_devs[] = {
  115. { I2C_BOARD_INFO("wm8996", 0x1a),
  116. .platform_data = &wm8996_pdata,
  117. .irq = GLENFARCLAS_PMIC_IRQ_BASE + WM831X_IRQ_GPIO_2,
  118. },
  119. { I2C_BOARD_INFO("wm9081", 0x6c),
  120. .platform_data = &wm9081_pdata, },
  121. };
  122. static const struct i2c_board_info wm1255_devs[] = {
  123. { I2C_BOARD_INFO("wm5100", 0x1a),
  124. .platform_data = &wm5100_pdata,
  125. .irq = GLENFARCLAS_PMIC_IRQ_BASE + WM831X_IRQ_GPIO_2,
  126. },
  127. { I2C_BOARD_INFO("wm9081", 0x6c),
  128. .platform_data = &wm9081_pdata, },
  129. };
  130. static const struct i2c_board_info wm1259_devs[] = {
  131. { I2C_BOARD_INFO("wm8962", 0x1a),
  132. .platform_data = &wm8962_pdata,
  133. .irq = GLENFARCLAS_PMIC_IRQ_BASE + WM831X_IRQ_GPIO_2,
  134. },
  135. };
  136. static struct regulator_init_data wm8994_ldo1 = {
  137. .supply_regulator = "WALLVDD",
  138. };
  139. static struct regulator_init_data wm8994_ldo2 = {
  140. .supply_regulator = "WALLVDD",
  141. };
  142. static struct wm8994_pdata wm8994_pdata = {
  143. .gpio_base = CODEC_GPIO_BASE,
  144. .gpio_defaults = {
  145. 0x3, /* IRQ out, active high, CMOS */
  146. },
  147. .ldo = {
  148. { .init_data = &wm8994_ldo1, },
  149. { .init_data = &wm8994_ldo2, },
  150. },
  151. };
  152. static const struct i2c_board_info wm1277_devs[] = {
  153. { I2C_BOARD_INFO("wm8958", 0x1a), /* WM8958 is the superset */
  154. .platform_data = &wm8994_pdata,
  155. .irq = GLENFARCLAS_PMIC_IRQ_BASE + WM831X_IRQ_GPIO_2,
  156. },
  157. };
  158. static struct arizona_pdata wm5102_pdata = {
  159. .ldoena = S3C64XX_GPN(7),
  160. .gpio_base = CODEC_GPIO_BASE,
  161. .irq_active_high = true,
  162. .micd_pol_gpio = CODEC_GPIO_BASE + 4,
  163. .gpio_defaults = {
  164. [2] = 0x10000, /* AIF3TXLRCLK */
  165. [3] = 0x4, /* OPCLK */
  166. },
  167. };
  168. static struct s3c64xx_spi_csinfo wm5102_spi_csinfo = {
  169. .line = S3C64XX_GPN(5),
  170. };
  171. static struct spi_board_info wm5102_spi_devs[] = {
  172. [0] = {
  173. .modalias = "wm5102",
  174. .max_speed_hz = 10 * 1000 * 1000,
  175. .bus_num = 0,
  176. .chip_select = 0,
  177. .mode = SPI_MODE_0,
  178. .irq = GLENFARCLAS_PMIC_IRQ_BASE +
  179. WM831X_IRQ_GPIO_2,
  180. .controller_data = &wm5102_spi_csinfo,
  181. .platform_data = &wm5102_pdata,
  182. },
  183. };
  184. static const struct i2c_board_info wm6230_i2c_devs[] = {
  185. { I2C_BOARD_INFO("wm9081", 0x6c),
  186. .platform_data = &wm9081_pdata, },
  187. };
  188. static __devinitdata const struct {
  189. u8 id;
  190. const char *name;
  191. const struct i2c_board_info *i2c_devs;
  192. int num_i2c_devs;
  193. const struct spi_board_info *spi_devs;
  194. int num_spi_devs;
  195. } gf_mods[] = {
  196. { .id = 0x01, .name = "1250-EV1 Springbank" },
  197. { .id = 0x02, .name = "1251-EV1 Jura" },
  198. { .id = 0x03, .name = "1252-EV1 Glenlivet" },
  199. { .id = 0x11, .name = "6249-EV2 Glenfarclas", },
  200. { .id = 0x14, .name = "6271-EV1 Lochnagar" },
  201. { .id = 0x15, .name = "6320-EV1 Bells",
  202. .i2c_devs = wm6230_i2c_devs,
  203. .num_i2c_devs = ARRAY_SIZE(wm6230_i2c_devs) },
  204. { .id = 0x21, .name = "1275-EV1 Mortlach" },
  205. { .id = 0x25, .name = "1274-EV1 Glencadam" },
  206. { .id = 0x31, .name = "1253-EV1 Tomatin",
  207. .spi_devs = wm1253_devs, .num_spi_devs = ARRAY_SIZE(wm1253_devs) },
  208. { .id = 0x32, .name = "XXXX-EV1 Caol Illa" },
  209. { .id = 0x33, .name = "XXXX-EV1 Oban" },
  210. { .id = 0x34, .name = "WM0010-6320-CS42 Balblair" },
  211. { .id = 0x39, .name = "1254-EV1 Dallas Dhu",
  212. .i2c_devs = wm1254_devs, .num_i2c_devs = ARRAY_SIZE(wm1254_devs) },
  213. { .id = 0x3a, .name = "1259-EV1 Tobermory",
  214. .i2c_devs = wm1259_devs, .num_i2c_devs = ARRAY_SIZE(wm1259_devs) },
  215. { .id = 0x3b, .name = "1255-EV1 Kilchoman",
  216. .i2c_devs = wm1255_devs, .num_i2c_devs = ARRAY_SIZE(wm1255_devs) },
  217. { .id = 0x3c, .name = "1273-EV1 Longmorn" },
  218. { .id = 0x3d, .name = "1277-EV1 Littlemill",
  219. .i2c_devs = wm1277_devs, .num_i2c_devs = ARRAY_SIZE(wm1277_devs) },
  220. { .id = 0x3e, .name = "WM5102-6271-EV1-CS127 Amrut",
  221. .spi_devs = wm5102_spi_devs,
  222. .num_spi_devs = ARRAY_SIZE(wm5102_spi_devs) },
  223. };
  224. static __devinit int wlf_gf_module_probe(struct i2c_client *i2c,
  225. const struct i2c_device_id *i2c_id)
  226. {
  227. int ret, i, j, id, rev;
  228. ret = i2c_smbus_read_byte_data(i2c, 0);
  229. if (ret < 0) {
  230. dev_err(&i2c->dev, "Failed to read ID: %d\n", ret);
  231. return ret;
  232. }
  233. id = (ret & 0xfe) >> 2;
  234. rev = ret & 0x3;
  235. for (i = 0; i < ARRAY_SIZE(gf_mods); i++)
  236. if (id == gf_mods[i].id)
  237. break;
  238. if (i < ARRAY_SIZE(gf_mods)) {
  239. dev_info(&i2c->dev, "%s revision %d\n",
  240. gf_mods[i].name, rev + 1);
  241. for (j = 0; j < gf_mods[i].num_i2c_devs; j++) {
  242. if (!i2c_new_device(i2c->adapter,
  243. &(gf_mods[i].i2c_devs[j])))
  244. dev_err(&i2c->dev,
  245. "Failed to register dev: %d\n", ret);
  246. }
  247. spi_register_board_info(gf_mods[i].spi_devs,
  248. gf_mods[i].num_spi_devs);
  249. } else {
  250. dev_warn(&i2c->dev, "Unknown module ID 0x%x revision %d\n",
  251. id, rev + 1);
  252. }
  253. return 0;
  254. }
  255. static const struct i2c_device_id wlf_gf_module_id[] = {
  256. { "wlf-gf-module", 0 },
  257. { }
  258. };
  259. static struct i2c_driver wlf_gf_module_driver = {
  260. .driver = {
  261. .name = "wlf-gf-module",
  262. .owner = THIS_MODULE,
  263. },
  264. .probe = wlf_gf_module_probe,
  265. .id_table = wlf_gf_module_id,
  266. };
  267. static int __init wlf_gf_module_register(void)
  268. {
  269. return i2c_add_driver(&wlf_gf_module_driver);
  270. }
  271. module_init(wlf_gf_module_register);