imx51-babbage.dts 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267
  1. /*
  2. * Copyright 2011 Freescale Semiconductor, Inc.
  3. * Copyright 2011 Linaro Ltd.
  4. *
  5. * The code contained herein is licensed under the GNU General Public
  6. * License. You may obtain a copy of the GNU General Public License
  7. * Version 2 or later at the following locations:
  8. *
  9. * http://www.opensource.org/licenses/gpl-license.html
  10. * http://www.gnu.org/copyleft/gpl.html
  11. */
  12. /dts-v1/;
  13. /include/ "imx51.dtsi"
  14. / {
  15. model = "Freescale i.MX51 Babbage Board";
  16. compatible = "fsl,imx51-babbage", "fsl,imx51";
  17. memory {
  18. reg = <0x90000000 0x20000000>;
  19. };
  20. soc {
  21. aips@70000000 { /* aips-1 */
  22. spba@70000000 {
  23. esdhc@70004000 { /* ESDHC1 */
  24. pinctrl-names = "default";
  25. pinctrl-0 = <&pinctrl_esdhc1_1>;
  26. fsl,cd-controller;
  27. fsl,wp-controller;
  28. status = "okay";
  29. };
  30. esdhc@70008000 { /* ESDHC2 */
  31. pinctrl-names = "default";
  32. pinctrl-0 = <&pinctrl_esdhc2_1>;
  33. cd-gpios = <&gpio1 6 0>;
  34. wp-gpios = <&gpio1 5 0>;
  35. status = "okay";
  36. };
  37. uart3: serial@7000c000 {
  38. pinctrl-names = "default";
  39. pinctrl-0 = <&pinctrl_uart3_1>;
  40. fsl,uart-has-rtscts;
  41. status = "okay";
  42. };
  43. ecspi@70010000 { /* ECSPI1 */
  44. pinctrl-names = "default";
  45. pinctrl-0 = <&pinctrl_ecspi1_1>;
  46. fsl,spi-num-chipselects = <2>;
  47. cs-gpios = <&gpio4 24 0>, <&gpio4 25 0>;
  48. status = "okay";
  49. pmic: mc13892@0 {
  50. #address-cells = <1>;
  51. #size-cells = <0>;
  52. compatible = "fsl,mc13892";
  53. spi-max-frequency = <6000000>;
  54. reg = <0>;
  55. interrupt-parent = <&gpio1>;
  56. interrupts = <8 0x4>;
  57. regulators {
  58. sw1_reg: sw1 {
  59. regulator-min-microvolt = <600000>;
  60. regulator-max-microvolt = <1375000>;
  61. regulator-boot-on;
  62. regulator-always-on;
  63. };
  64. sw2_reg: sw2 {
  65. regulator-min-microvolt = <900000>;
  66. regulator-max-microvolt = <1850000>;
  67. regulator-boot-on;
  68. regulator-always-on;
  69. };
  70. sw3_reg: sw3 {
  71. regulator-min-microvolt = <1100000>;
  72. regulator-max-microvolt = <1850000>;
  73. regulator-boot-on;
  74. regulator-always-on;
  75. };
  76. sw4_reg: sw4 {
  77. regulator-min-microvolt = <1100000>;
  78. regulator-max-microvolt = <1850000>;
  79. regulator-boot-on;
  80. regulator-always-on;
  81. };
  82. vpll_reg: vpll {
  83. regulator-min-microvolt = <1050000>;
  84. regulator-max-microvolt = <1800000>;
  85. regulator-boot-on;
  86. regulator-always-on;
  87. };
  88. vdig_reg: vdig {
  89. regulator-min-microvolt = <1650000>;
  90. regulator-max-microvolt = <1650000>;
  91. regulator-boot-on;
  92. };
  93. vsd_reg: vsd {
  94. regulator-min-microvolt = <1800000>;
  95. regulator-max-microvolt = <3150000>;
  96. };
  97. vusb2_reg: vusb2 {
  98. regulator-min-microvolt = <2400000>;
  99. regulator-max-microvolt = <2775000>;
  100. regulator-boot-on;
  101. regulator-always-on;
  102. };
  103. vvideo_reg: vvideo {
  104. regulator-min-microvolt = <2775000>;
  105. regulator-max-microvolt = <2775000>;
  106. };
  107. vaudio_reg: vaudio {
  108. regulator-min-microvolt = <2300000>;
  109. regulator-max-microvolt = <3000000>;
  110. };
  111. vcam_reg: vcam {
  112. regulator-min-microvolt = <2500000>;
  113. regulator-max-microvolt = <3000000>;
  114. };
  115. vgen1_reg: vgen1 {
  116. regulator-min-microvolt = <1200000>;
  117. regulator-max-microvolt = <1200000>;
  118. };
  119. vgen2_reg: vgen2 {
  120. regulator-min-microvolt = <1200000>;
  121. regulator-max-microvolt = <3150000>;
  122. regulator-always-on;
  123. };
  124. vgen3_reg: vgen3 {
  125. regulator-min-microvolt = <1800000>;
  126. regulator-max-microvolt = <2900000>;
  127. regulator-always-on;
  128. };
  129. };
  130. };
  131. flash: at45db321d@1 {
  132. #address-cells = <1>;
  133. #size-cells = <1>;
  134. compatible = "atmel,at45db321d", "atmel,at45", "atmel,dataflash";
  135. spi-max-frequency = <25000000>;
  136. reg = <1>;
  137. partition@0 {
  138. label = "U-Boot";
  139. reg = <0x0 0x40000>;
  140. read-only;
  141. };
  142. partition@40000 {
  143. label = "Kernel";
  144. reg = <0x40000 0x3c0000>;
  145. };
  146. };
  147. };
  148. ssi2: ssi@70014000 {
  149. fsl,mode = "i2s-slave";
  150. status = "okay";
  151. };
  152. };
  153. iomuxc@73fa8000 {
  154. pinctrl-names = "default";
  155. pinctrl-0 = <&pinctrl_hog>;
  156. hog {
  157. pinctrl_hog: hoggrp {
  158. fsl,pins = <
  159. 694 0x20d5 /* MX51_PAD_GPIO1_0__SD1_CD */
  160. 697 0x20d5 /* MX51_PAD_GPIO1_1__SD1_WP */
  161. 737 0x100 /* MX51_PAD_GPIO1_5__GPIO1_5 */
  162. 740 0x100 /* MX51_PAD_GPIO1_6__GPIO1_6 */
  163. 121 0x5 /* MX51_PAD_EIM_A27__GPIO2_21 */
  164. 402 0x85 /* MX51_PAD_CSPI1_SS0__GPIO4_24 */
  165. 405 0x85 /* MX51_PAD_CSPI1_SS1__GPIO4_25 */
  166. >;
  167. };
  168. };
  169. };
  170. uart1: serial@73fbc000 {
  171. pinctrl-names = "default";
  172. pinctrl-0 = <&pinctrl_uart1_1>;
  173. fsl,uart-has-rtscts;
  174. status = "okay";
  175. };
  176. uart2: serial@73fc0000 {
  177. pinctrl-names = "default";
  178. pinctrl-0 = <&pinctrl_uart2_1>;
  179. status = "okay";
  180. };
  181. };
  182. aips@80000000 { /* aips-2 */
  183. i2c@83fc4000 { /* I2C2 */
  184. pinctrl-names = "default";
  185. pinctrl-0 = <&pinctrl_i2c2_1>;
  186. status = "okay";
  187. sgtl5000: codec@0a {
  188. compatible = "fsl,sgtl5000";
  189. reg = <0x0a>;
  190. clock-frequency = <26000000>;
  191. VDDA-supply = <&vdig_reg>;
  192. VDDIO-supply = <&vvideo_reg>;
  193. };
  194. };
  195. audmux@83fd0000 {
  196. pinctrl-names = "default";
  197. pinctrl-0 = <&pinctrl_audmux_1>;
  198. status = "okay";
  199. };
  200. ethernet@83fec000 {
  201. pinctrl-names = "default";
  202. pinctrl-0 = <&pinctrl_fec_1>;
  203. phy-mode = "mii";
  204. status = "okay";
  205. };
  206. };
  207. };
  208. gpio-keys {
  209. compatible = "gpio-keys";
  210. power {
  211. label = "Power Button";
  212. gpios = <&gpio2 21 0>;
  213. linux,code = <116>; /* KEY_POWER */
  214. gpio-key,wakeup;
  215. };
  216. };
  217. sound {
  218. compatible = "fsl,imx51-babbage-sgtl5000",
  219. "fsl,imx-audio-sgtl5000";
  220. model = "imx51-babbage-sgtl5000";
  221. ssi-controller = <&ssi2>;
  222. audio-codec = <&sgtl5000>;
  223. audio-routing =
  224. "MIC_IN", "Mic Jack",
  225. "Mic Jack", "Mic Bias",
  226. "Headphone Jack", "HP_OUT";
  227. mux-int-port = <2>;
  228. mux-ext-port = <3>;
  229. };
  230. };