at91sam9x5.dtsi 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336
  1. /*
  2. * at91sam9x5.dtsi - Device Tree Include file for AT91SAM9x5 family SoC
  3. * applies to AT91SAM9G15, AT91SAM9G25, AT91SAM9G35,
  4. * AT91SAM9X25, AT91SAM9X35 SoC
  5. *
  6. * Copyright (C) 2012 Atmel,
  7. * 2012 Nicolas Ferre <nicolas.ferre@atmel.com>
  8. *
  9. * Licensed under GPLv2 or later.
  10. */
  11. /include/ "skeleton.dtsi"
  12. / {
  13. model = "Atmel AT91SAM9x5 family SoC";
  14. compatible = "atmel,at91sam9x5";
  15. interrupt-parent = <&aic>;
  16. aliases {
  17. serial0 = &dbgu;
  18. serial1 = &usart0;
  19. serial2 = &usart1;
  20. serial3 = &usart2;
  21. gpio0 = &pioA;
  22. gpio1 = &pioB;
  23. gpio2 = &pioC;
  24. gpio3 = &pioD;
  25. tcb0 = &tcb0;
  26. tcb1 = &tcb1;
  27. i2c0 = &i2c0;
  28. i2c1 = &i2c1;
  29. i2c2 = &i2c2;
  30. };
  31. cpus {
  32. cpu@0 {
  33. compatible = "arm,arm926ejs";
  34. };
  35. };
  36. memory {
  37. reg = <0x20000000 0x10000000>;
  38. };
  39. ahb {
  40. compatible = "simple-bus";
  41. #address-cells = <1>;
  42. #size-cells = <1>;
  43. ranges;
  44. apb {
  45. compatible = "simple-bus";
  46. #address-cells = <1>;
  47. #size-cells = <1>;
  48. ranges;
  49. aic: interrupt-controller@fffff000 {
  50. #interrupt-cells = <3>;
  51. compatible = "atmel,at91rm9200-aic";
  52. interrupt-controller;
  53. reg = <0xfffff000 0x200>;
  54. atmel,external-irqs = <31>;
  55. };
  56. ramc0: ramc@ffffe800 {
  57. compatible = "atmel,at91sam9g45-ddramc";
  58. reg = <0xffffe800 0x200>;
  59. };
  60. pmc: pmc@fffffc00 {
  61. compatible = "atmel,at91rm9200-pmc";
  62. reg = <0xfffffc00 0x100>;
  63. };
  64. rstc@fffffe00 {
  65. compatible = "atmel,at91sam9g45-rstc";
  66. reg = <0xfffffe00 0x10>;
  67. };
  68. shdwc@fffffe10 {
  69. compatible = "atmel,at91sam9x5-shdwc";
  70. reg = <0xfffffe10 0x10>;
  71. };
  72. pit: timer@fffffe30 {
  73. compatible = "atmel,at91sam9260-pit";
  74. reg = <0xfffffe30 0xf>;
  75. interrupts = <1 4 7>;
  76. };
  77. tcb0: timer@f8008000 {
  78. compatible = "atmel,at91sam9x5-tcb";
  79. reg = <0xf8008000 0x100>;
  80. interrupts = <17 4 0>;
  81. };
  82. tcb1: timer@f800c000 {
  83. compatible = "atmel,at91sam9x5-tcb";
  84. reg = <0xf800c000 0x100>;
  85. interrupts = <17 4 0>;
  86. };
  87. dma0: dma-controller@ffffec00 {
  88. compatible = "atmel,at91sam9g45-dma";
  89. reg = <0xffffec00 0x200>;
  90. interrupts = <20 4 0>;
  91. };
  92. dma1: dma-controller@ffffee00 {
  93. compatible = "atmel,at91sam9g45-dma";
  94. reg = <0xffffee00 0x200>;
  95. interrupts = <21 4 0>;
  96. };
  97. pioA: gpio@fffff400 {
  98. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  99. reg = <0xfffff400 0x100>;
  100. interrupts = <2 4 1>;
  101. #gpio-cells = <2>;
  102. gpio-controller;
  103. interrupt-controller;
  104. #interrupt-cells = <2>;
  105. };
  106. pioB: gpio@fffff600 {
  107. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  108. reg = <0xfffff600 0x100>;
  109. interrupts = <2 4 1>;
  110. #gpio-cells = <2>;
  111. gpio-controller;
  112. interrupt-controller;
  113. #interrupt-cells = <2>;
  114. };
  115. pioC: gpio@fffff800 {
  116. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  117. reg = <0xfffff800 0x100>;
  118. interrupts = <3 4 1>;
  119. #gpio-cells = <2>;
  120. gpio-controller;
  121. interrupt-controller;
  122. #interrupt-cells = <2>;
  123. };
  124. pioD: gpio@fffffa00 {
  125. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  126. reg = <0xfffffa00 0x100>;
  127. interrupts = <3 4 1>;
  128. #gpio-cells = <2>;
  129. gpio-controller;
  130. interrupt-controller;
  131. #interrupt-cells = <2>;
  132. };
  133. dbgu: serial@fffff200 {
  134. compatible = "atmel,at91sam9260-usart";
  135. reg = <0xfffff200 0x200>;
  136. interrupts = <1 4 7>;
  137. status = "disabled";
  138. };
  139. usart0: serial@f801c000 {
  140. compatible = "atmel,at91sam9260-usart";
  141. reg = <0xf801c000 0x200>;
  142. interrupts = <5 4 5>;
  143. atmel,use-dma-rx;
  144. atmel,use-dma-tx;
  145. status = "disabled";
  146. };
  147. usart1: serial@f8020000 {
  148. compatible = "atmel,at91sam9260-usart";
  149. reg = <0xf8020000 0x200>;
  150. interrupts = <6 4 5>;
  151. atmel,use-dma-rx;
  152. atmel,use-dma-tx;
  153. status = "disabled";
  154. };
  155. usart2: serial@f8024000 {
  156. compatible = "atmel,at91sam9260-usart";
  157. reg = <0xf8024000 0x200>;
  158. interrupts = <7 4 5>;
  159. atmel,use-dma-rx;
  160. atmel,use-dma-tx;
  161. status = "disabled";
  162. };
  163. macb0: ethernet@f802c000 {
  164. compatible = "cdns,at32ap7000-macb", "cdns,macb";
  165. reg = <0xf802c000 0x100>;
  166. interrupts = <24 4 3>;
  167. status = "disabled";
  168. };
  169. macb1: ethernet@f8030000 {
  170. compatible = "cdns,at32ap7000-macb", "cdns,macb";
  171. reg = <0xf8030000 0x100>;
  172. interrupts = <27 4 3>;
  173. status = "disabled";
  174. };
  175. i2c0: i2c@f8010000 {
  176. compatible = "atmel,at91sam9x5-i2c";
  177. reg = <0xf8010000 0x100>;
  178. interrupts = <9 4 6>;
  179. #address-cells = <1>;
  180. #size-cells = <0>;
  181. status = "disabled";
  182. };
  183. i2c1: i2c@f8014000 {
  184. compatible = "atmel,at91sam9x5-i2c";
  185. reg = <0xf8014000 0x100>;
  186. interrupts = <10 4 6>;
  187. #address-cells = <1>;
  188. #size-cells = <0>;
  189. status = "disabled";
  190. };
  191. i2c2: i2c@f8018000 {
  192. compatible = "atmel,at91sam9x5-i2c";
  193. reg = <0xf8018000 0x100>;
  194. interrupts = <11 4 6>;
  195. #address-cells = <1>;
  196. #size-cells = <0>;
  197. status = "disabled";
  198. };
  199. adc0: adc@f804c000 {
  200. compatible = "atmel,at91sam9260-adc";
  201. reg = <0xf804c000 0x100>;
  202. interrupts = <19 4 0>;
  203. atmel,adc-use-external;
  204. atmel,adc-channels-used = <0xffff>;
  205. atmel,adc-vref = <3300>;
  206. atmel,adc-num-channels = <12>;
  207. atmel,adc-startup-time = <40>;
  208. atmel,adc-channel-base = <0x50>;
  209. atmel,adc-drdy-mask = <0x1000000>;
  210. atmel,adc-status-register = <0x30>;
  211. atmel,adc-trigger-register = <0xc0>;
  212. trigger@0 {
  213. trigger-name = "external-rising";
  214. trigger-value = <0x1>;
  215. trigger-external;
  216. };
  217. trigger@1 {
  218. trigger-name = "external-falling";
  219. trigger-value = <0x2>;
  220. trigger-external;
  221. };
  222. trigger@2 {
  223. trigger-name = "external-any";
  224. trigger-value = <0x3>;
  225. trigger-external;
  226. };
  227. trigger@3 {
  228. trigger-name = "continuous";
  229. trigger-value = <0x6>;
  230. };
  231. };
  232. };
  233. nand0: nand@40000000 {
  234. compatible = "atmel,at91rm9200-nand";
  235. #address-cells = <1>;
  236. #size-cells = <1>;
  237. reg = <0x40000000 0x10000000
  238. >;
  239. atmel,nand-addr-offset = <21>;
  240. atmel,nand-cmd-offset = <22>;
  241. gpios = <&pioD 5 0
  242. &pioD 4 0
  243. 0
  244. >;
  245. status = "disabled";
  246. };
  247. usb0: ohci@00600000 {
  248. compatible = "atmel,at91rm9200-ohci", "usb-ohci";
  249. reg = <0x00600000 0x100000>;
  250. interrupts = <22 4 2>;
  251. status = "disabled";
  252. };
  253. usb1: ehci@00700000 {
  254. compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
  255. reg = <0x00700000 0x100000>;
  256. interrupts = <22 4 2>;
  257. status = "disabled";
  258. };
  259. };
  260. i2c@0 {
  261. compatible = "i2c-gpio";
  262. gpios = <&pioA 30 0 /* sda */
  263. &pioA 31 0 /* scl */
  264. >;
  265. i2c-gpio,sda-open-drain;
  266. i2c-gpio,scl-open-drain;
  267. i2c-gpio,delay-us = <2>; /* ~100 kHz */
  268. #address-cells = <1>;
  269. #size-cells = <0>;
  270. status = "disabled";
  271. };
  272. i2c@1 {
  273. compatible = "i2c-gpio";
  274. gpios = <&pioC 0 0 /* sda */
  275. &pioC 1 0 /* scl */
  276. >;
  277. i2c-gpio,sda-open-drain;
  278. i2c-gpio,scl-open-drain;
  279. i2c-gpio,delay-us = <2>; /* ~100 kHz */
  280. #address-cells = <1>;
  281. #size-cells = <0>;
  282. status = "disabled";
  283. };
  284. i2c@2 {
  285. compatible = "i2c-gpio";
  286. gpios = <&pioB 4 0 /* sda */
  287. &pioB 5 0 /* scl */
  288. >;
  289. i2c-gpio,sda-open-drain;
  290. i2c-gpio,scl-open-drain;
  291. i2c-gpio,delay-us = <2>; /* ~100 kHz */
  292. #address-cells = <1>;
  293. #size-cells = <0>;
  294. status = "disabled";
  295. };
  296. };