at91sam9260.dtsi 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287
  1. /*
  2. * at91sam9260.dtsi - Device Tree Include file for AT91SAM9260 family SoC
  3. *
  4. * Copyright (C) 2011 Atmel,
  5. * 2011 Nicolas Ferre <nicolas.ferre@atmel.com>,
  6. * 2011 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
  7. *
  8. * Licensed under GPLv2 or later.
  9. */
  10. /include/ "skeleton.dtsi"
  11. / {
  12. model = "Atmel AT91SAM9260 family SoC";
  13. compatible = "atmel,at91sam9260";
  14. interrupt-parent = <&aic>;
  15. aliases {
  16. serial0 = &dbgu;
  17. serial1 = &usart0;
  18. serial2 = &usart1;
  19. serial3 = &usart2;
  20. serial4 = &usart3;
  21. serial5 = &usart4;
  22. serial6 = &usart5;
  23. gpio0 = &pioA;
  24. gpio1 = &pioB;
  25. gpio2 = &pioC;
  26. tcb0 = &tcb0;
  27. tcb1 = &tcb1;
  28. i2c0 = &i2c0;
  29. };
  30. cpus {
  31. cpu@0 {
  32. compatible = "arm,arm926ejs";
  33. };
  34. };
  35. memory {
  36. reg = <0x20000000 0x04000000>;
  37. };
  38. ahb {
  39. compatible = "simple-bus";
  40. #address-cells = <1>;
  41. #size-cells = <1>;
  42. ranges;
  43. apb {
  44. compatible = "simple-bus";
  45. #address-cells = <1>;
  46. #size-cells = <1>;
  47. ranges;
  48. aic: interrupt-controller@fffff000 {
  49. #interrupt-cells = <3>;
  50. compatible = "atmel,at91rm9200-aic";
  51. interrupt-controller;
  52. reg = <0xfffff000 0x200>;
  53. atmel,external-irqs = <29 30 31>;
  54. };
  55. ramc0: ramc@ffffea00 {
  56. compatible = "atmel,at91sam9260-sdramc";
  57. reg = <0xffffea00 0x200>;
  58. };
  59. pmc: pmc@fffffc00 {
  60. compatible = "atmel,at91rm9200-pmc";
  61. reg = <0xfffffc00 0x100>;
  62. };
  63. rstc@fffffd00 {
  64. compatible = "atmel,at91sam9260-rstc";
  65. reg = <0xfffffd00 0x10>;
  66. };
  67. shdwc@fffffd10 {
  68. compatible = "atmel,at91sam9260-shdwc";
  69. reg = <0xfffffd10 0x10>;
  70. };
  71. pit: timer@fffffd30 {
  72. compatible = "atmel,at91sam9260-pit";
  73. reg = <0xfffffd30 0xf>;
  74. interrupts = <1 4 7>;
  75. };
  76. tcb0: timer@fffa0000 {
  77. compatible = "atmel,at91rm9200-tcb";
  78. reg = <0xfffa0000 0x100>;
  79. interrupts = <17 4 0 18 4 0 19 4 0>;
  80. };
  81. tcb1: timer@fffdc000 {
  82. compatible = "atmel,at91rm9200-tcb";
  83. reg = <0xfffdc000 0x100>;
  84. interrupts = <26 4 0 27 4 0 28 4 0>;
  85. };
  86. pioA: gpio@fffff400 {
  87. compatible = "atmel,at91rm9200-gpio";
  88. reg = <0xfffff400 0x100>;
  89. interrupts = <2 4 1>;
  90. #gpio-cells = <2>;
  91. gpio-controller;
  92. interrupt-controller;
  93. #interrupt-cells = <2>;
  94. };
  95. pioB: gpio@fffff600 {
  96. compatible = "atmel,at91rm9200-gpio";
  97. reg = <0xfffff600 0x100>;
  98. interrupts = <3 4 1>;
  99. #gpio-cells = <2>;
  100. gpio-controller;
  101. interrupt-controller;
  102. #interrupt-cells = <2>;
  103. };
  104. pioC: gpio@fffff800 {
  105. compatible = "atmel,at91rm9200-gpio";
  106. reg = <0xfffff800 0x100>;
  107. interrupts = <4 4 1>;
  108. #gpio-cells = <2>;
  109. gpio-controller;
  110. interrupt-controller;
  111. #interrupt-cells = <2>;
  112. };
  113. dbgu: serial@fffff200 {
  114. compatible = "atmel,at91sam9260-usart";
  115. reg = <0xfffff200 0x200>;
  116. interrupts = <1 4 7>;
  117. status = "disabled";
  118. };
  119. usart0: serial@fffb0000 {
  120. compatible = "atmel,at91sam9260-usart";
  121. reg = <0xfffb0000 0x200>;
  122. interrupts = <6 4 5>;
  123. atmel,use-dma-rx;
  124. atmel,use-dma-tx;
  125. status = "disabled";
  126. };
  127. usart1: serial@fffb4000 {
  128. compatible = "atmel,at91sam9260-usart";
  129. reg = <0xfffb4000 0x200>;
  130. interrupts = <7 4 5>;
  131. atmel,use-dma-rx;
  132. atmel,use-dma-tx;
  133. status = "disabled";
  134. };
  135. usart2: serial@fffb8000 {
  136. compatible = "atmel,at91sam9260-usart";
  137. reg = <0xfffb8000 0x200>;
  138. interrupts = <8 4 5>;
  139. atmel,use-dma-rx;
  140. atmel,use-dma-tx;
  141. status = "disabled";
  142. };
  143. usart3: serial@fffd0000 {
  144. compatible = "atmel,at91sam9260-usart";
  145. reg = <0xfffd0000 0x200>;
  146. interrupts = <23 4 5>;
  147. atmel,use-dma-rx;
  148. atmel,use-dma-tx;
  149. status = "disabled";
  150. };
  151. usart4: serial@fffd4000 {
  152. compatible = "atmel,at91sam9260-usart";
  153. reg = <0xfffd4000 0x200>;
  154. interrupts = <24 4 5>;
  155. atmel,use-dma-rx;
  156. atmel,use-dma-tx;
  157. status = "disabled";
  158. };
  159. usart5: serial@fffd8000 {
  160. compatible = "atmel,at91sam9260-usart";
  161. reg = <0xfffd8000 0x200>;
  162. interrupts = <25 4 5>;
  163. atmel,use-dma-rx;
  164. atmel,use-dma-tx;
  165. status = "disabled";
  166. };
  167. macb0: ethernet@fffc4000 {
  168. compatible = "cdns,at32ap7000-macb", "cdns,macb";
  169. reg = <0xfffc4000 0x100>;
  170. interrupts = <21 4 3>;
  171. status = "disabled";
  172. };
  173. usb1: gadget@fffa4000 {
  174. compatible = "atmel,at91rm9200-udc";
  175. reg = <0xfffa4000 0x4000>;
  176. interrupts = <10 4 2>;
  177. status = "disabled";
  178. };
  179. i2c0: i2c@fffac000 {
  180. compatible = "atmel,at91sam9260-i2c";
  181. reg = <0xfffac000 0x100>;
  182. interrupts = <11 4 6>;
  183. #address-cells = <1>;
  184. #size-cells = <0>;
  185. status = "disabled";
  186. };
  187. adc0: adc@fffe0000 {
  188. compatible = "atmel,at91sam9260-adc";
  189. reg = <0xfffe0000 0x100>;
  190. interrupts = <5 4 0>;
  191. atmel,adc-use-external-triggers;
  192. atmel,adc-channels-used = <0xf>;
  193. atmel,adc-vref = <3300>;
  194. atmel,adc-num-channels = <4>;
  195. atmel,adc-startup-time = <15>;
  196. atmel,adc-channel-base = <0x30>;
  197. atmel,adc-drdy-mask = <0x10000>;
  198. atmel,adc-status-register = <0x1c>;
  199. atmel,adc-trigger-register = <0x04>;
  200. trigger@0 {
  201. trigger-name = "timer-counter-0";
  202. trigger-value = <0x1>;
  203. };
  204. trigger@1 {
  205. trigger-name = "timer-counter-1";
  206. trigger-value = <0x3>;
  207. };
  208. trigger@2 {
  209. trigger-name = "timer-counter-2";
  210. trigger-value = <0x5>;
  211. };
  212. trigger@3 {
  213. trigger-name = "external";
  214. trigger-value = <0x13>;
  215. trigger-external;
  216. };
  217. };
  218. };
  219. nand0: nand@40000000 {
  220. compatible = "atmel,at91rm9200-nand";
  221. #address-cells = <1>;
  222. #size-cells = <1>;
  223. reg = <0x40000000 0x10000000
  224. 0xffffe800 0x200
  225. >;
  226. atmel,nand-addr-offset = <21>;
  227. atmel,nand-cmd-offset = <22>;
  228. gpios = <&pioC 13 0
  229. &pioC 14 0
  230. 0
  231. >;
  232. status = "disabled";
  233. };
  234. usb0: ohci@00500000 {
  235. compatible = "atmel,at91rm9200-ohci", "usb-ohci";
  236. reg = <0x00500000 0x100000>;
  237. interrupts = <20 4 2>;
  238. status = "disabled";
  239. };
  240. };
  241. i2c@0 {
  242. compatible = "i2c-gpio";
  243. gpios = <&pioA 23 0 /* sda */
  244. &pioA 24 0 /* scl */
  245. >;
  246. i2c-gpio,sda-open-drain;
  247. i2c-gpio,scl-open-drain;
  248. i2c-gpio,delay-us = <2>; /* ~100 kHz */
  249. #address-cells = <1>;
  250. #size-cells = <0>;
  251. status = "disabled";
  252. };
  253. };