iwl3945-base.c 122 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/sched.h>
  36. #include <linux/skbuff.h>
  37. #include <linux/netdevice.h>
  38. #include <linux/wireless.h>
  39. #include <linux/firmware.h>
  40. #include <linux/etherdevice.h>
  41. #include <linux/if_arp.h>
  42. #include <net/ieee80211_radiotap.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #define DRV_NAME "iwl3945"
  46. #include "iwl-fh.h"
  47. #include "iwl-3945-fh.h"
  48. #include "iwl-commands.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-3945.h"
  51. #include "iwl-helpers.h"
  52. #include "iwl-core.h"
  53. #include "iwl-dev.h"
  54. /*
  55. * module name, copyright, version, etc.
  56. */
  57. #define DRV_DESCRIPTION \
  58. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  59. #ifdef CONFIG_IWLWIFI_DEBUG
  60. #define VD "d"
  61. #else
  62. #define VD
  63. #endif
  64. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  65. #define VS "s"
  66. #else
  67. #define VS
  68. #endif
  69. #define DRV_VERSION IWLWIFI_VERSION VD VS
  70. #define DRV_COPYRIGHT "Copyright(c) 2003-2009 Intel Corporation"
  71. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  72. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  73. MODULE_VERSION(DRV_VERSION);
  74. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  75. MODULE_LICENSE("GPL");
  76. /* module parameters */
  77. struct iwl_mod_params iwl3945_mod_params = {
  78. .sw_crypto = 1,
  79. .restart_fw = 1,
  80. /* the rest are 0 by default */
  81. };
  82. /**
  83. * iwl3945_get_antenna_flags - Get antenna flags for RXON command
  84. * @priv: eeprom and antenna fields are used to determine antenna flags
  85. *
  86. * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  87. * iwl3945_mod_params.antenna specifies the antenna diversity mode:
  88. *
  89. * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  90. * IWL_ANTENNA_MAIN - Force MAIN antenna
  91. * IWL_ANTENNA_AUX - Force AUX antenna
  92. */
  93. __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
  94. {
  95. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  96. switch (iwl3945_mod_params.antenna) {
  97. case IWL_ANTENNA_DIVERSITY:
  98. return 0;
  99. case IWL_ANTENNA_MAIN:
  100. if (eeprom->antenna_switch_type)
  101. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  102. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  103. case IWL_ANTENNA_AUX:
  104. if (eeprom->antenna_switch_type)
  105. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  106. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  107. }
  108. /* bad antenna selector value */
  109. IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
  110. iwl3945_mod_params.antenna);
  111. return 0; /* "diversity" is default if error */
  112. }
  113. static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
  114. struct ieee80211_key_conf *keyconf,
  115. u8 sta_id)
  116. {
  117. unsigned long flags;
  118. __le16 key_flags = 0;
  119. int ret;
  120. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  121. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  122. if (sta_id == priv->hw_params.bcast_sta_id)
  123. key_flags |= STA_KEY_MULTICAST_MSK;
  124. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  125. keyconf->hw_key_idx = keyconf->keyidx;
  126. key_flags &= ~STA_KEY_FLG_INVALID;
  127. spin_lock_irqsave(&priv->sta_lock, flags);
  128. priv->stations[sta_id].keyinfo.alg = keyconf->alg;
  129. priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
  130. memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
  131. keyconf->keylen);
  132. memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
  133. keyconf->keylen);
  134. if ((priv->stations[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
  135. == STA_KEY_FLG_NO_ENC)
  136. priv->stations[sta_id].sta.key.key_offset =
  137. iwl_get_free_ucode_key_index(priv);
  138. /* else, we are overriding an existing key => no need to allocated room
  139. * in uCode. */
  140. WARN(priv->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  141. "no space for a new key");
  142. priv->stations[sta_id].sta.key.key_flags = key_flags;
  143. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  144. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  145. IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
  146. ret = iwl_send_add_sta(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
  147. spin_unlock_irqrestore(&priv->sta_lock, flags);
  148. return ret;
  149. }
  150. static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
  151. struct ieee80211_key_conf *keyconf,
  152. u8 sta_id)
  153. {
  154. return -EOPNOTSUPP;
  155. }
  156. static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
  157. struct ieee80211_key_conf *keyconf,
  158. u8 sta_id)
  159. {
  160. return -EOPNOTSUPP;
  161. }
  162. static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  163. {
  164. unsigned long flags;
  165. spin_lock_irqsave(&priv->sta_lock, flags);
  166. memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
  167. memset(&priv->stations[sta_id].sta.key, 0,
  168. sizeof(struct iwl4965_keyinfo));
  169. priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  170. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  171. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  172. spin_unlock_irqrestore(&priv->sta_lock, flags);
  173. IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
  174. iwl_send_add_sta(priv, &priv->stations[sta_id].sta, 0);
  175. return 0;
  176. }
  177. static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
  178. struct ieee80211_key_conf *keyconf, u8 sta_id)
  179. {
  180. int ret = 0;
  181. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  182. switch (keyconf->alg) {
  183. case ALG_CCMP:
  184. ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
  185. break;
  186. case ALG_TKIP:
  187. ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
  188. break;
  189. case ALG_WEP:
  190. ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
  191. break;
  192. default:
  193. IWL_ERR(priv, "Unknown alg: %s alg = %d\n", __func__, keyconf->alg);
  194. ret = -EINVAL;
  195. }
  196. IWL_DEBUG_WEP(priv, "Set dynamic key: alg= %d len=%d idx=%d sta=%d ret=%d\n",
  197. keyconf->alg, keyconf->keylen, keyconf->keyidx,
  198. sta_id, ret);
  199. return ret;
  200. }
  201. static int iwl3945_remove_static_key(struct iwl_priv *priv)
  202. {
  203. int ret = -EOPNOTSUPP;
  204. return ret;
  205. }
  206. static int iwl3945_set_static_key(struct iwl_priv *priv,
  207. struct ieee80211_key_conf *key)
  208. {
  209. if (key->alg == ALG_WEP)
  210. return -EOPNOTSUPP;
  211. IWL_ERR(priv, "Static key invalid: alg %d\n", key->alg);
  212. return -EINVAL;
  213. }
  214. static void iwl3945_clear_free_frames(struct iwl_priv *priv)
  215. {
  216. struct list_head *element;
  217. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  218. priv->frames_count);
  219. while (!list_empty(&priv->free_frames)) {
  220. element = priv->free_frames.next;
  221. list_del(element);
  222. kfree(list_entry(element, struct iwl3945_frame, list));
  223. priv->frames_count--;
  224. }
  225. if (priv->frames_count) {
  226. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  227. priv->frames_count);
  228. priv->frames_count = 0;
  229. }
  230. }
  231. static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
  232. {
  233. struct iwl3945_frame *frame;
  234. struct list_head *element;
  235. if (list_empty(&priv->free_frames)) {
  236. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  237. if (!frame) {
  238. IWL_ERR(priv, "Could not allocate frame!\n");
  239. return NULL;
  240. }
  241. priv->frames_count++;
  242. return frame;
  243. }
  244. element = priv->free_frames.next;
  245. list_del(element);
  246. return list_entry(element, struct iwl3945_frame, list);
  247. }
  248. static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
  249. {
  250. memset(frame, 0, sizeof(*frame));
  251. list_add(&frame->list, &priv->free_frames);
  252. }
  253. unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
  254. struct ieee80211_hdr *hdr,
  255. int left)
  256. {
  257. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  258. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  259. (priv->iw_mode != NL80211_IFTYPE_AP)))
  260. return 0;
  261. if (priv->ibss_beacon->len > left)
  262. return 0;
  263. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  264. return priv->ibss_beacon->len;
  265. }
  266. static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
  267. {
  268. struct iwl3945_frame *frame;
  269. unsigned int frame_size;
  270. int rc;
  271. u8 rate;
  272. frame = iwl3945_get_free_frame(priv);
  273. if (!frame) {
  274. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  275. "command.\n");
  276. return -ENOMEM;
  277. }
  278. rate = iwl_rate_get_lowest_plcp(priv);
  279. frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
  280. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  281. &frame->u.cmd[0]);
  282. iwl3945_free_frame(priv, frame);
  283. return rc;
  284. }
  285. static void iwl3945_unset_hw_params(struct iwl_priv *priv)
  286. {
  287. if (priv->shared_virt)
  288. pci_free_consistent(priv->pci_dev,
  289. sizeof(struct iwl3945_shared),
  290. priv->shared_virt,
  291. priv->shared_phys);
  292. }
  293. static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  294. struct ieee80211_tx_info *info,
  295. struct iwl_device_cmd *cmd,
  296. struct sk_buff *skb_frag,
  297. int sta_id)
  298. {
  299. struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  300. struct iwl_hw_key *keyinfo = &priv->stations[sta_id].keyinfo;
  301. switch (keyinfo->alg) {
  302. case ALG_CCMP:
  303. tx_cmd->sec_ctl = TX_CMD_SEC_CCM;
  304. memcpy(tx_cmd->key, keyinfo->key, keyinfo->keylen);
  305. IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
  306. break;
  307. case ALG_TKIP:
  308. break;
  309. case ALG_WEP:
  310. tx_cmd->sec_ctl = TX_CMD_SEC_WEP |
  311. (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  312. if (keyinfo->keylen == 13)
  313. tx_cmd->sec_ctl |= TX_CMD_SEC_KEY128;
  314. memcpy(&tx_cmd->key[3], keyinfo->key, keyinfo->keylen);
  315. IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
  316. "with key %d\n", info->control.hw_key->hw_key_idx);
  317. break;
  318. default:
  319. IWL_ERR(priv, "Unknown encode alg %d\n", keyinfo->alg);
  320. break;
  321. }
  322. }
  323. /*
  324. * handle build REPLY_TX command notification.
  325. */
  326. static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
  327. struct iwl_device_cmd *cmd,
  328. struct ieee80211_tx_info *info,
  329. struct ieee80211_hdr *hdr, u8 std_id)
  330. {
  331. struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  332. __le32 tx_flags = tx_cmd->tx_flags;
  333. __le16 fc = hdr->frame_control;
  334. tx_cmd->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  335. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  336. tx_flags |= TX_CMD_FLG_ACK_MSK;
  337. if (ieee80211_is_mgmt(fc))
  338. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  339. if (ieee80211_is_probe_resp(fc) &&
  340. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  341. tx_flags |= TX_CMD_FLG_TSF_MSK;
  342. } else {
  343. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  344. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  345. }
  346. tx_cmd->sta_id = std_id;
  347. if (ieee80211_has_morefrags(fc))
  348. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  349. if (ieee80211_is_data_qos(fc)) {
  350. u8 *qc = ieee80211_get_qos_ctl(hdr);
  351. tx_cmd->tid_tspec = qc[0] & 0xf;
  352. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  353. } else {
  354. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  355. }
  356. priv->cfg->ops->utils->rts_tx_cmd_flag(info, &tx_flags);
  357. if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
  358. tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  359. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  360. if (ieee80211_is_mgmt(fc)) {
  361. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  362. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(3);
  363. else
  364. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(2);
  365. } else {
  366. tx_cmd->timeout.pm_frame_timeout = 0;
  367. }
  368. tx_cmd->driver_txop = 0;
  369. tx_cmd->tx_flags = tx_flags;
  370. tx_cmd->next_frame_len = 0;
  371. }
  372. /*
  373. * start REPLY_TX command process
  374. */
  375. static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
  376. {
  377. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  378. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  379. struct iwl3945_tx_cmd *tx_cmd;
  380. struct iwl_tx_queue *txq = NULL;
  381. struct iwl_queue *q = NULL;
  382. struct iwl_device_cmd *out_cmd;
  383. struct iwl_cmd_meta *out_meta;
  384. dma_addr_t phys_addr;
  385. dma_addr_t txcmd_phys;
  386. int txq_id = skb_get_queue_mapping(skb);
  387. u16 len, idx, len_org, hdr_len; /* TODO: len_org is not used */
  388. u8 id;
  389. u8 unicast;
  390. u8 sta_id;
  391. u8 tid = 0;
  392. u16 seq_number = 0;
  393. __le16 fc;
  394. u8 wait_write_ptr = 0;
  395. u8 *qc = NULL;
  396. unsigned long flags;
  397. int rc;
  398. spin_lock_irqsave(&priv->lock, flags);
  399. if (iwl_is_rfkill(priv)) {
  400. IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
  401. goto drop_unlock;
  402. }
  403. if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
  404. IWL_ERR(priv, "ERROR: No TX rate available.\n");
  405. goto drop_unlock;
  406. }
  407. unicast = !is_multicast_ether_addr(hdr->addr1);
  408. id = 0;
  409. fc = hdr->frame_control;
  410. #ifdef CONFIG_IWLWIFI_DEBUG
  411. if (ieee80211_is_auth(fc))
  412. IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
  413. else if (ieee80211_is_assoc_req(fc))
  414. IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
  415. else if (ieee80211_is_reassoc_req(fc))
  416. IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
  417. #endif
  418. /* drop all non-injected data frame if we are not associated */
  419. if (ieee80211_is_data(fc) &&
  420. !(info->flags & IEEE80211_TX_CTL_INJECTED) &&
  421. (!iwl_is_associated(priv) ||
  422. ((priv->iw_mode == NL80211_IFTYPE_STATION) && !priv->assoc_id))) {
  423. IWL_DEBUG_DROP(priv, "Dropping - !iwl_is_associated\n");
  424. goto drop_unlock;
  425. }
  426. spin_unlock_irqrestore(&priv->lock, flags);
  427. hdr_len = ieee80211_hdrlen(fc);
  428. /* Find (or create) index into station table for destination station */
  429. if (info->flags & IEEE80211_TX_CTL_INJECTED)
  430. sta_id = priv->hw_params.bcast_sta_id;
  431. else
  432. sta_id = iwl_get_sta_id(priv, hdr);
  433. if (sta_id == IWL_INVALID_STATION) {
  434. IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
  435. hdr->addr1);
  436. goto drop;
  437. }
  438. IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
  439. if (ieee80211_is_data_qos(fc)) {
  440. qc = ieee80211_get_qos_ctl(hdr);
  441. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  442. if (unlikely(tid >= MAX_TID_COUNT))
  443. goto drop;
  444. seq_number = priv->stations[sta_id].tid[tid].seq_number &
  445. IEEE80211_SCTL_SEQ;
  446. hdr->seq_ctrl = cpu_to_le16(seq_number) |
  447. (hdr->seq_ctrl &
  448. cpu_to_le16(IEEE80211_SCTL_FRAG));
  449. seq_number += 0x10;
  450. }
  451. /* Descriptor for chosen Tx queue */
  452. txq = &priv->txq[txq_id];
  453. q = &txq->q;
  454. if ((iwl_queue_space(q) < q->high_mark))
  455. goto drop;
  456. spin_lock_irqsave(&priv->lock, flags);
  457. idx = get_cmd_index(q, q->write_ptr, 0);
  458. /* Set up driver data for this TFD */
  459. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
  460. txq->txb[q->write_ptr].skb[0] = skb;
  461. /* Init first empty entry in queue's array of Tx/cmd buffers */
  462. out_cmd = txq->cmd[idx];
  463. out_meta = &txq->meta[idx];
  464. tx_cmd = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
  465. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  466. memset(tx_cmd, 0, sizeof(*tx_cmd));
  467. /*
  468. * Set up the Tx-command (not MAC!) header.
  469. * Store the chosen Tx queue and TFD index within the sequence field;
  470. * after Tx, uCode's Tx response will return this value so driver can
  471. * locate the frame within the tx queue and do post-tx processing.
  472. */
  473. out_cmd->hdr.cmd = REPLY_TX;
  474. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  475. INDEX_TO_SEQ(q->write_ptr)));
  476. /* Copy MAC header from skb into command buffer */
  477. memcpy(tx_cmd->hdr, hdr, hdr_len);
  478. if (info->control.hw_key)
  479. iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
  480. /* TODO need this for burst mode later on */
  481. iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
  482. /* set is_hcca to 0; it probably will never be implemented */
  483. iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
  484. /* Total # bytes to be transmitted */
  485. len = (u16)skb->len;
  486. tx_cmd->len = cpu_to_le16(len);
  487. iwl_dbg_log_tx_data_frame(priv, len, hdr);
  488. iwl_update_stats(priv, true, fc, len);
  489. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  490. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  491. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  492. txq->need_update = 1;
  493. if (qc)
  494. priv->stations[sta_id].tid[tid].seq_number = seq_number;
  495. } else {
  496. wait_write_ptr = 1;
  497. txq->need_update = 0;
  498. }
  499. IWL_DEBUG_TX(priv, "sequence nr = 0X%x \n",
  500. le16_to_cpu(out_cmd->hdr.sequence));
  501. IWL_DEBUG_TX(priv, "tx_flags = 0X%x \n", le32_to_cpu(tx_cmd->tx_flags));
  502. iwl_print_hex_dump(priv, IWL_DL_TX, tx_cmd, sizeof(*tx_cmd));
  503. iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx_cmd->hdr,
  504. ieee80211_hdrlen(fc));
  505. /*
  506. * Use the first empty entry in this queue's command buffer array
  507. * to contain the Tx command and MAC header concatenated together
  508. * (payload data will be in another buffer).
  509. * Size of this varies, due to varying MAC header length.
  510. * If end is not dword aligned, we'll have 2 extra bytes at the end
  511. * of the MAC header (device reads on dword boundaries).
  512. * We'll tell device about this padding later.
  513. */
  514. len = sizeof(struct iwl3945_tx_cmd) +
  515. sizeof(struct iwl_cmd_header) + hdr_len;
  516. len_org = len;
  517. len = (len + 3) & ~3;
  518. if (len_org != len)
  519. len_org = 1;
  520. else
  521. len_org = 0;
  522. /* Physical address of this Tx command's header (not MAC header!),
  523. * within command buffer array. */
  524. txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
  525. len, PCI_DMA_TODEVICE);
  526. /* we do not map meta data ... so we can safely access address to
  527. * provide to unmap command*/
  528. pci_unmap_addr_set(out_meta, mapping, txcmd_phys);
  529. pci_unmap_len_set(out_meta, len, len);
  530. /* Add buffer containing Tx command and MAC(!) header to TFD's
  531. * first entry */
  532. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  533. txcmd_phys, len, 1, 0);
  534. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  535. * if any (802.11 null frames have no payload). */
  536. len = skb->len - hdr_len;
  537. if (len) {
  538. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  539. len, PCI_DMA_TODEVICE);
  540. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  541. phys_addr, len,
  542. 0, U32_PAD(len));
  543. }
  544. /* Tell device the write index *just past* this latest filled TFD */
  545. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  546. rc = iwl_txq_update_write_ptr(priv, txq);
  547. spin_unlock_irqrestore(&priv->lock, flags);
  548. if (rc)
  549. return rc;
  550. if ((iwl_queue_space(q) < q->high_mark)
  551. && priv->mac80211_registered) {
  552. if (wait_write_ptr) {
  553. spin_lock_irqsave(&priv->lock, flags);
  554. txq->need_update = 1;
  555. iwl_txq_update_write_ptr(priv, txq);
  556. spin_unlock_irqrestore(&priv->lock, flags);
  557. }
  558. iwl_stop_queue(priv, skb_get_queue_mapping(skb));
  559. }
  560. return 0;
  561. drop_unlock:
  562. spin_unlock_irqrestore(&priv->lock, flags);
  563. drop:
  564. return -1;
  565. }
  566. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  567. #include "iwl-spectrum.h"
  568. #define BEACON_TIME_MASK_LOW 0x00FFFFFF
  569. #define BEACON_TIME_MASK_HIGH 0xFF000000
  570. #define TIME_UNIT 1024
  571. /*
  572. * extended beacon time format
  573. * time in usec will be changed into a 32-bit value in 8:24 format
  574. * the high 1 byte is the beacon counts
  575. * the lower 3 bytes is the time in usec within one beacon interval
  576. */
  577. static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
  578. {
  579. u32 quot;
  580. u32 rem;
  581. u32 interval = beacon_interval * 1024;
  582. if (!interval || !usec)
  583. return 0;
  584. quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
  585. rem = (usec % interval) & BEACON_TIME_MASK_LOW;
  586. return (quot << 24) + rem;
  587. }
  588. /* base is usually what we get from ucode with each received frame,
  589. * the same as HW timer counter counting down
  590. */
  591. static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
  592. {
  593. u32 base_low = base & BEACON_TIME_MASK_LOW;
  594. u32 addon_low = addon & BEACON_TIME_MASK_LOW;
  595. u32 interval = beacon_interval * TIME_UNIT;
  596. u32 res = (base & BEACON_TIME_MASK_HIGH) +
  597. (addon & BEACON_TIME_MASK_HIGH);
  598. if (base_low > addon_low)
  599. res += base_low - addon_low;
  600. else if (base_low < addon_low) {
  601. res += interval + base_low - addon_low;
  602. res += (1 << 24);
  603. } else
  604. res += (1 << 24);
  605. return cpu_to_le32(res);
  606. }
  607. static int iwl3945_get_measurement(struct iwl_priv *priv,
  608. struct ieee80211_measurement_params *params,
  609. u8 type)
  610. {
  611. struct iwl_spectrum_cmd spectrum;
  612. struct iwl_rx_packet *pkt;
  613. struct iwl_host_cmd cmd = {
  614. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  615. .data = (void *)&spectrum,
  616. .flags = CMD_WANT_SKB,
  617. };
  618. u32 add_time = le64_to_cpu(params->start_time);
  619. int rc;
  620. int spectrum_resp_status;
  621. int duration = le16_to_cpu(params->duration);
  622. if (iwl_is_associated(priv))
  623. add_time =
  624. iwl3945_usecs_to_beacons(
  625. le64_to_cpu(params->start_time) - priv->last_tsf,
  626. le16_to_cpu(priv->rxon_timing.beacon_interval));
  627. memset(&spectrum, 0, sizeof(spectrum));
  628. spectrum.channel_count = cpu_to_le16(1);
  629. spectrum.flags =
  630. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  631. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  632. cmd.len = sizeof(spectrum);
  633. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  634. if (iwl_is_associated(priv))
  635. spectrum.start_time =
  636. iwl3945_add_beacon_time(priv->last_beacon_time,
  637. add_time,
  638. le16_to_cpu(priv->rxon_timing.beacon_interval));
  639. else
  640. spectrum.start_time = 0;
  641. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  642. spectrum.channels[0].channel = params->channel;
  643. spectrum.channels[0].type = type;
  644. if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
  645. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  646. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  647. rc = iwl_send_cmd_sync(priv, &cmd);
  648. if (rc)
  649. return rc;
  650. pkt = (struct iwl_rx_packet *)cmd.reply_page;
  651. if (pkt->hdr.flags & IWL_CMD_FAILED_MSK) {
  652. IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
  653. rc = -EIO;
  654. }
  655. spectrum_resp_status = le16_to_cpu(pkt->u.spectrum.status);
  656. switch (spectrum_resp_status) {
  657. case 0: /* Command will be handled */
  658. if (pkt->u.spectrum.id != 0xff) {
  659. IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
  660. pkt->u.spectrum.id);
  661. priv->measurement_status &= ~MEASUREMENT_READY;
  662. }
  663. priv->measurement_status |= MEASUREMENT_ACTIVE;
  664. rc = 0;
  665. break;
  666. case 1: /* Command will not be handled */
  667. rc = -EAGAIN;
  668. break;
  669. }
  670. iwl_free_pages(priv, cmd.reply_page);
  671. return rc;
  672. }
  673. #endif
  674. static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
  675. struct iwl_rx_mem_buffer *rxb)
  676. {
  677. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  678. struct iwl_alive_resp *palive;
  679. struct delayed_work *pwork;
  680. palive = &pkt->u.alive_frame;
  681. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  682. "0x%01X 0x%01X\n",
  683. palive->is_valid, palive->ver_type,
  684. palive->ver_subtype);
  685. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  686. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  687. memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
  688. sizeof(struct iwl_alive_resp));
  689. pwork = &priv->init_alive_start;
  690. } else {
  691. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  692. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  693. sizeof(struct iwl_alive_resp));
  694. pwork = &priv->alive_start;
  695. iwl3945_disable_events(priv);
  696. }
  697. /* We delay the ALIVE response by 5ms to
  698. * give the HW RF Kill time to activate... */
  699. if (palive->is_valid == UCODE_VALID_OK)
  700. queue_delayed_work(priv->workqueue, pwork,
  701. msecs_to_jiffies(5));
  702. else
  703. IWL_WARN(priv, "uCode did not respond OK.\n");
  704. }
  705. static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
  706. struct iwl_rx_mem_buffer *rxb)
  707. {
  708. #ifdef CONFIG_IWLWIFI_DEBUG
  709. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  710. #endif
  711. IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  712. return;
  713. }
  714. static void iwl3945_bg_beacon_update(struct work_struct *work)
  715. {
  716. struct iwl_priv *priv =
  717. container_of(work, struct iwl_priv, beacon_update);
  718. struct sk_buff *beacon;
  719. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  720. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  721. if (!beacon) {
  722. IWL_ERR(priv, "update beacon failed\n");
  723. return;
  724. }
  725. mutex_lock(&priv->mutex);
  726. /* new beacon skb is allocated every time; dispose previous.*/
  727. if (priv->ibss_beacon)
  728. dev_kfree_skb(priv->ibss_beacon);
  729. priv->ibss_beacon = beacon;
  730. mutex_unlock(&priv->mutex);
  731. iwl3945_send_beacon_cmd(priv);
  732. }
  733. static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
  734. struct iwl_rx_mem_buffer *rxb)
  735. {
  736. #ifdef CONFIG_IWLWIFI_DEBUG
  737. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  738. struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  739. u8 rate = beacon->beacon_notify_hdr.rate;
  740. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  741. "tsf %d %d rate %d\n",
  742. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  743. beacon->beacon_notify_hdr.failure_frame,
  744. le32_to_cpu(beacon->ibss_mgr_status),
  745. le32_to_cpu(beacon->high_tsf),
  746. le32_to_cpu(beacon->low_tsf), rate);
  747. #endif
  748. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  749. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  750. queue_work(priv->workqueue, &priv->beacon_update);
  751. }
  752. /* Handle notification from uCode that card's power state is changing
  753. * due to software, hardware, or critical temperature RFKILL */
  754. static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
  755. struct iwl_rx_mem_buffer *rxb)
  756. {
  757. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  758. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  759. unsigned long status = priv->status;
  760. IWL_WARN(priv, "Card state received: HW:%s SW:%s\n",
  761. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  762. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  763. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  764. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  765. if (flags & HW_CARD_DISABLED)
  766. set_bit(STATUS_RF_KILL_HW, &priv->status);
  767. else
  768. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  769. iwl_scan_cancel(priv);
  770. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  771. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  772. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  773. test_bit(STATUS_RF_KILL_HW, &priv->status));
  774. else
  775. wake_up_interruptible(&priv->wait_command_queue);
  776. }
  777. /**
  778. * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
  779. *
  780. * Setup the RX handlers for each of the reply types sent from the uCode
  781. * to the host.
  782. *
  783. * This function chains into the hardware specific files for them to setup
  784. * any hardware specific handlers as well.
  785. */
  786. static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
  787. {
  788. priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
  789. priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
  790. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  791. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  792. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  793. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  794. iwl_rx_pm_debug_statistics_notif;
  795. priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
  796. /*
  797. * The same handler is used for both the REPLY to a discrete
  798. * statistics request from the host as well as for the periodic
  799. * statistics notifications (after received beacons) from the uCode.
  800. */
  801. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_hw_rx_statistics;
  802. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
  803. iwl_setup_spectrum_handlers(priv);
  804. iwl_setup_rx_scan_handlers(priv);
  805. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
  806. /* Set up hardware specific Rx handlers */
  807. iwl3945_hw_rx_handler_setup(priv);
  808. }
  809. /************************** RX-FUNCTIONS ****************************/
  810. /*
  811. * Rx theory of operation
  812. *
  813. * The host allocates 32 DMA target addresses and passes the host address
  814. * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
  815. * 0 to 31
  816. *
  817. * Rx Queue Indexes
  818. * The host/firmware share two index registers for managing the Rx buffers.
  819. *
  820. * The READ index maps to the first position that the firmware may be writing
  821. * to -- the driver can read up to (but not including) this position and get
  822. * good data.
  823. * The READ index is managed by the firmware once the card is enabled.
  824. *
  825. * The WRITE index maps to the last position the driver has read from -- the
  826. * position preceding WRITE is the last slot the firmware can place a packet.
  827. *
  828. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  829. * WRITE = READ.
  830. *
  831. * During initialization, the host sets up the READ queue position to the first
  832. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  833. *
  834. * When the firmware places a packet in a buffer, it will advance the READ index
  835. * and fire the RX interrupt. The driver can then query the READ index and
  836. * process as many packets as possible, moving the WRITE index forward as it
  837. * resets the Rx queue buffers with new memory.
  838. *
  839. * The management in the driver is as follows:
  840. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  841. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  842. * to replenish the iwl->rxq->rx_free.
  843. * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  844. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  845. * 'processed' and 'read' driver indexes as well)
  846. * + A received packet is processed and handed to the kernel network stack,
  847. * detached from the iwl->rxq. The driver 'processed' index is updated.
  848. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  849. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  850. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  851. * were enough free buffers and RX_STALLED is set it is cleared.
  852. *
  853. *
  854. * Driver sequence:
  855. *
  856. * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  857. * iwl3945_rx_queue_restock
  858. * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  859. * queue, updates firmware pointers, and updates
  860. * the WRITE index. If insufficient rx_free buffers
  861. * are available, schedules iwl3945_rx_replenish
  862. *
  863. * -- enable interrupts --
  864. * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
  865. * READ INDEX, detaching the SKB from the pool.
  866. * Moves the packet buffer from queue to rx_used.
  867. * Calls iwl3945_rx_queue_restock to refill any empty
  868. * slots.
  869. * ...
  870. *
  871. */
  872. /**
  873. * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  874. */
  875. static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
  876. dma_addr_t dma_addr)
  877. {
  878. return cpu_to_le32((u32)dma_addr);
  879. }
  880. /**
  881. * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
  882. *
  883. * If there are slots in the RX queue that need to be restocked,
  884. * and we have free pre-allocated buffers, fill the ranks as much
  885. * as we can, pulling from rx_free.
  886. *
  887. * This moves the 'write' index forward to catch up with 'processed', and
  888. * also updates the memory address in the firmware to reference the new
  889. * target buffer.
  890. */
  891. static int iwl3945_rx_queue_restock(struct iwl_priv *priv)
  892. {
  893. struct iwl_rx_queue *rxq = &priv->rxq;
  894. struct list_head *element;
  895. struct iwl_rx_mem_buffer *rxb;
  896. unsigned long flags;
  897. int write, rc;
  898. spin_lock_irqsave(&rxq->lock, flags);
  899. write = rxq->write & ~0x7;
  900. while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  901. /* Get next free Rx buffer, remove from free list */
  902. element = rxq->rx_free.next;
  903. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  904. list_del(element);
  905. /* Point to Rx buffer via next RBD in circular buffer */
  906. rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->page_dma);
  907. rxq->queue[rxq->write] = rxb;
  908. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  909. rxq->free_count--;
  910. }
  911. spin_unlock_irqrestore(&rxq->lock, flags);
  912. /* If the pre-allocated buffer pool is dropping low, schedule to
  913. * refill it */
  914. if (rxq->free_count <= RX_LOW_WATERMARK)
  915. queue_work(priv->workqueue, &priv->rx_replenish);
  916. /* If we've added more space for the firmware to place data, tell it.
  917. * Increment device's write pointer in multiples of 8. */
  918. if ((rxq->write_actual != (rxq->write & ~0x7))
  919. || (abs(rxq->write - rxq->read) > 7)) {
  920. spin_lock_irqsave(&rxq->lock, flags);
  921. rxq->need_update = 1;
  922. spin_unlock_irqrestore(&rxq->lock, flags);
  923. rc = iwl_rx_queue_update_write_ptr(priv, rxq);
  924. if (rc)
  925. return rc;
  926. }
  927. return 0;
  928. }
  929. /**
  930. * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
  931. *
  932. * When moving to rx_free an SKB is allocated for the slot.
  933. *
  934. * Also restock the Rx queue via iwl3945_rx_queue_restock.
  935. * This is called as a scheduled work item (except for during initialization)
  936. */
  937. static void iwl3945_rx_allocate(struct iwl_priv *priv, gfp_t priority)
  938. {
  939. struct iwl_rx_queue *rxq = &priv->rxq;
  940. struct list_head *element;
  941. struct iwl_rx_mem_buffer *rxb;
  942. struct page *page;
  943. unsigned long flags;
  944. gfp_t gfp_mask = priority;
  945. while (1) {
  946. spin_lock_irqsave(&rxq->lock, flags);
  947. if (list_empty(&rxq->rx_used)) {
  948. spin_unlock_irqrestore(&rxq->lock, flags);
  949. return;
  950. }
  951. spin_unlock_irqrestore(&rxq->lock, flags);
  952. if (rxq->free_count > RX_LOW_WATERMARK)
  953. gfp_mask |= __GFP_NOWARN;
  954. if (priv->hw_params.rx_page_order > 0)
  955. gfp_mask |= __GFP_COMP;
  956. /* Alloc a new receive buffer */
  957. page = alloc_pages(gfp_mask, priv->hw_params.rx_page_order);
  958. if (!page) {
  959. if (net_ratelimit())
  960. IWL_DEBUG_INFO(priv, "Failed to allocate SKB buffer.\n");
  961. if ((rxq->free_count <= RX_LOW_WATERMARK) &&
  962. net_ratelimit())
  963. IWL_CRIT(priv, "Failed to allocate SKB buffer with %s. Only %u free buffers remaining.\n",
  964. priority == GFP_ATOMIC ? "GFP_ATOMIC" : "GFP_KERNEL",
  965. rxq->free_count);
  966. /* We don't reschedule replenish work here -- we will
  967. * call the restock method and if it still needs
  968. * more buffers it will schedule replenish */
  969. break;
  970. }
  971. spin_lock_irqsave(&rxq->lock, flags);
  972. if (list_empty(&rxq->rx_used)) {
  973. spin_unlock_irqrestore(&rxq->lock, flags);
  974. __free_pages(page, priv->hw_params.rx_page_order);
  975. return;
  976. }
  977. element = rxq->rx_used.next;
  978. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  979. list_del(element);
  980. spin_unlock_irqrestore(&rxq->lock, flags);
  981. rxb->page = page;
  982. /* Get physical address of RB/SKB */
  983. rxb->page_dma = pci_map_page(priv->pci_dev, page, 0,
  984. PAGE_SIZE << priv->hw_params.rx_page_order,
  985. PCI_DMA_FROMDEVICE);
  986. spin_lock_irqsave(&rxq->lock, flags);
  987. list_add_tail(&rxb->list, &rxq->rx_free);
  988. rxq->free_count++;
  989. priv->alloc_rxb_page++;
  990. spin_unlock_irqrestore(&rxq->lock, flags);
  991. }
  992. }
  993. void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  994. {
  995. unsigned long flags;
  996. int i;
  997. spin_lock_irqsave(&rxq->lock, flags);
  998. INIT_LIST_HEAD(&rxq->rx_free);
  999. INIT_LIST_HEAD(&rxq->rx_used);
  1000. /* Fill the rx_used queue with _all_ of the Rx buffers */
  1001. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  1002. /* In the reset function, these buffers may have been allocated
  1003. * to an SKB, so we need to unmap and free potential storage */
  1004. if (rxq->pool[i].page != NULL) {
  1005. pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
  1006. PAGE_SIZE << priv->hw_params.rx_page_order,
  1007. PCI_DMA_FROMDEVICE);
  1008. __iwl_free_pages(priv, rxq->pool[i].page);
  1009. rxq->pool[i].page = NULL;
  1010. }
  1011. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  1012. }
  1013. /* Set us so that we have processed and used all buffers, but have
  1014. * not restocked the Rx queue with fresh buffers */
  1015. rxq->read = rxq->write = 0;
  1016. rxq->write_actual = 0;
  1017. rxq->free_count = 0;
  1018. spin_unlock_irqrestore(&rxq->lock, flags);
  1019. }
  1020. void iwl3945_rx_replenish(void *data)
  1021. {
  1022. struct iwl_priv *priv = data;
  1023. unsigned long flags;
  1024. iwl3945_rx_allocate(priv, GFP_KERNEL);
  1025. spin_lock_irqsave(&priv->lock, flags);
  1026. iwl3945_rx_queue_restock(priv);
  1027. spin_unlock_irqrestore(&priv->lock, flags);
  1028. }
  1029. static void iwl3945_rx_replenish_now(struct iwl_priv *priv)
  1030. {
  1031. iwl3945_rx_allocate(priv, GFP_ATOMIC);
  1032. iwl3945_rx_queue_restock(priv);
  1033. }
  1034. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  1035. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  1036. * This free routine walks the list of POOL entries and if SKB is set to
  1037. * non NULL it is unmapped and freed
  1038. */
  1039. static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1040. {
  1041. int i;
  1042. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  1043. if (rxq->pool[i].page != NULL) {
  1044. pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
  1045. PAGE_SIZE << priv->hw_params.rx_page_order,
  1046. PCI_DMA_FROMDEVICE);
  1047. __iwl_free_pages(priv, rxq->pool[i].page);
  1048. rxq->pool[i].page = NULL;
  1049. }
  1050. }
  1051. pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  1052. rxq->dma_addr);
  1053. pci_free_consistent(priv->pci_dev, sizeof(struct iwl_rb_status),
  1054. rxq->rb_stts, rxq->rb_stts_dma);
  1055. rxq->bd = NULL;
  1056. rxq->rb_stts = NULL;
  1057. }
  1058. /* Convert linear signal-to-noise ratio into dB */
  1059. static u8 ratio2dB[100] = {
  1060. /* 0 1 2 3 4 5 6 7 8 9 */
  1061. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  1062. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  1063. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  1064. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  1065. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  1066. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  1067. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  1068. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  1069. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  1070. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  1071. };
  1072. /* Calculates a relative dB value from a ratio of linear
  1073. * (i.e. not dB) signal levels.
  1074. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  1075. int iwl3945_calc_db_from_ratio(int sig_ratio)
  1076. {
  1077. /* 1000:1 or higher just report as 60 dB */
  1078. if (sig_ratio >= 1000)
  1079. return 60;
  1080. /* 100:1 or higher, divide by 10 and use table,
  1081. * add 20 dB to make up for divide by 10 */
  1082. if (sig_ratio >= 100)
  1083. return 20 + (int)ratio2dB[sig_ratio/10];
  1084. /* We shouldn't see this */
  1085. if (sig_ratio < 1)
  1086. return 0;
  1087. /* Use table for ratios 1:1 - 99:1 */
  1088. return (int)ratio2dB[sig_ratio];
  1089. }
  1090. #define PERFECT_RSSI (-20) /* dBm */
  1091. #define WORST_RSSI (-95) /* dBm */
  1092. #define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
  1093. /* Calculate an indication of rx signal quality (a percentage, not dBm!).
  1094. * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
  1095. * about formulas used below. */
  1096. int iwl3945_calc_sig_qual(int rssi_dbm, int noise_dbm)
  1097. {
  1098. int sig_qual;
  1099. int degradation = PERFECT_RSSI - rssi_dbm;
  1100. /* If we get a noise measurement, use signal-to-noise ratio (SNR)
  1101. * as indicator; formula is (signal dbm - noise dbm).
  1102. * SNR at or above 40 is a great signal (100%).
  1103. * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
  1104. * Weakest usable signal is usually 10 - 15 dB SNR. */
  1105. if (noise_dbm) {
  1106. if (rssi_dbm - noise_dbm >= 40)
  1107. return 100;
  1108. else if (rssi_dbm < noise_dbm)
  1109. return 0;
  1110. sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
  1111. /* Else use just the signal level.
  1112. * This formula is a least squares fit of data points collected and
  1113. * compared with a reference system that had a percentage (%) display
  1114. * for signal quality. */
  1115. } else
  1116. sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
  1117. (15 * RSSI_RANGE + 62 * degradation)) /
  1118. (RSSI_RANGE * RSSI_RANGE);
  1119. if (sig_qual > 100)
  1120. sig_qual = 100;
  1121. else if (sig_qual < 1)
  1122. sig_qual = 0;
  1123. return sig_qual;
  1124. }
  1125. /**
  1126. * iwl3945_rx_handle - Main entry function for receiving responses from uCode
  1127. *
  1128. * Uses the priv->rx_handlers callback function array to invoke
  1129. * the appropriate handlers, including command responses,
  1130. * frame-received notifications, and other notifications.
  1131. */
  1132. static void iwl3945_rx_handle(struct iwl_priv *priv)
  1133. {
  1134. struct iwl_rx_mem_buffer *rxb;
  1135. struct iwl_rx_packet *pkt;
  1136. struct iwl_rx_queue *rxq = &priv->rxq;
  1137. u32 r, i;
  1138. int reclaim;
  1139. unsigned long flags;
  1140. u8 fill_rx = 0;
  1141. u32 count = 8;
  1142. int total_empty = 0;
  1143. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1144. * buffer that the driver may process (last buffer filled by ucode). */
  1145. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1146. i = rxq->read;
  1147. /* calculate total frames need to be restock after handling RX */
  1148. total_empty = r - rxq->write_actual;
  1149. if (total_empty < 0)
  1150. total_empty += RX_QUEUE_SIZE;
  1151. if (total_empty > (RX_QUEUE_SIZE / 2))
  1152. fill_rx = 1;
  1153. /* Rx interrupt, but nothing sent from uCode */
  1154. if (i == r)
  1155. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  1156. while (i != r) {
  1157. rxb = rxq->queue[i];
  1158. /* If an RXB doesn't have a Rx queue slot associated with it,
  1159. * then a bug has been introduced in the queue refilling
  1160. * routines -- catch it here */
  1161. BUG_ON(rxb == NULL);
  1162. rxq->queue[i] = NULL;
  1163. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  1164. PAGE_SIZE << priv->hw_params.rx_page_order,
  1165. PCI_DMA_FROMDEVICE);
  1166. pkt = rxb_addr(rxb);
  1167. trace_iwlwifi_dev_rx(priv, pkt,
  1168. le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
  1169. /* Reclaim a command buffer only if this packet is a response
  1170. * to a (driver-originated) command.
  1171. * If the packet (e.g. Rx frame) originated from uCode,
  1172. * there is no command buffer to reclaim.
  1173. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1174. * but apparently a few don't get set; catch them here. */
  1175. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1176. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1177. (pkt->hdr.cmd != REPLY_TX);
  1178. /* Based on type of command response or notification,
  1179. * handle those that need handling via function in
  1180. * rx_handlers table. See iwl3945_setup_rx_handlers() */
  1181. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1182. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r, i,
  1183. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1184. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  1185. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1186. } else {
  1187. /* No handling needed */
  1188. IWL_DEBUG_RX(priv,
  1189. "r %d i %d No handler needed for %s, 0x%02x\n",
  1190. r, i, get_cmd_string(pkt->hdr.cmd),
  1191. pkt->hdr.cmd);
  1192. }
  1193. /*
  1194. * XXX: After here, we should always check rxb->page
  1195. * against NULL before touching it or its virtual
  1196. * memory (pkt). Because some rx_handler might have
  1197. * already taken or freed the pages.
  1198. */
  1199. if (reclaim) {
  1200. /* Invoke any callbacks, transfer the buffer to caller,
  1201. * and fire off the (possibly) blocking iwl_send_cmd()
  1202. * as we reclaim the driver command queue */
  1203. if (rxb->page)
  1204. iwl_tx_cmd_complete(priv, rxb);
  1205. else
  1206. IWL_WARN(priv, "Claim null rxb?\n");
  1207. }
  1208. /* Reuse the page if possible. For notification packets and
  1209. * SKBs that fail to Rx correctly, add them back into the
  1210. * rx_free list for reuse later. */
  1211. spin_lock_irqsave(&rxq->lock, flags);
  1212. if (rxb->page != NULL) {
  1213. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  1214. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  1215. PCI_DMA_FROMDEVICE);
  1216. list_add_tail(&rxb->list, &rxq->rx_free);
  1217. rxq->free_count++;
  1218. } else
  1219. list_add_tail(&rxb->list, &rxq->rx_used);
  1220. spin_unlock_irqrestore(&rxq->lock, flags);
  1221. i = (i + 1) & RX_QUEUE_MASK;
  1222. /* If there are a lot of unused frames,
  1223. * restock the Rx queue so ucode won't assert. */
  1224. if (fill_rx) {
  1225. count++;
  1226. if (count >= 8) {
  1227. rxq->read = i;
  1228. iwl3945_rx_replenish_now(priv);
  1229. count = 0;
  1230. }
  1231. }
  1232. }
  1233. /* Backtrack one entry */
  1234. rxq->read = i;
  1235. if (fill_rx)
  1236. iwl3945_rx_replenish_now(priv);
  1237. else
  1238. iwl3945_rx_queue_restock(priv);
  1239. }
  1240. /* call this function to flush any scheduled tasklet */
  1241. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  1242. {
  1243. /* wait to make sure we flush pending tasklet*/
  1244. synchronize_irq(priv->pci_dev->irq);
  1245. tasklet_kill(&priv->irq_tasklet);
  1246. }
  1247. static const char *desc_lookup(int i)
  1248. {
  1249. switch (i) {
  1250. case 1:
  1251. return "FAIL";
  1252. case 2:
  1253. return "BAD_PARAM";
  1254. case 3:
  1255. return "BAD_CHECKSUM";
  1256. case 4:
  1257. return "NMI_INTERRUPT";
  1258. case 5:
  1259. return "SYSASSERT";
  1260. case 6:
  1261. return "FATAL_ERROR";
  1262. }
  1263. return "UNKNOWN";
  1264. }
  1265. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1266. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1267. void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
  1268. {
  1269. u32 i;
  1270. u32 desc, time, count, base, data1;
  1271. u32 blink1, blink2, ilink1, ilink2;
  1272. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1273. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1274. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1275. return;
  1276. }
  1277. count = iwl_read_targ_mem(priv, base);
  1278. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1279. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1280. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1281. priv->status, count);
  1282. }
  1283. IWL_ERR(priv, "Desc Time asrtPC blink2 "
  1284. "ilink1 nmiPC Line\n");
  1285. for (i = ERROR_START_OFFSET;
  1286. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1287. i += ERROR_ELEM_SIZE) {
  1288. desc = iwl_read_targ_mem(priv, base + i);
  1289. time =
  1290. iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
  1291. blink1 =
  1292. iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
  1293. blink2 =
  1294. iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
  1295. ilink1 =
  1296. iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
  1297. ilink2 =
  1298. iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
  1299. data1 =
  1300. iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
  1301. IWL_ERR(priv,
  1302. "%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1303. desc_lookup(desc), desc, time, blink1, blink2,
  1304. ilink1, ilink2, data1);
  1305. trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, 0,
  1306. 0, blink1, blink2, ilink1, ilink2);
  1307. }
  1308. }
  1309. #define EVENT_START_OFFSET (6 * sizeof(u32))
  1310. /**
  1311. * iwl3945_print_event_log - Dump error event log to syslog
  1312. *
  1313. */
  1314. static int iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1315. u32 num_events, u32 mode,
  1316. int pos, char **buf, size_t bufsz)
  1317. {
  1318. u32 i;
  1319. u32 base; /* SRAM byte address of event log header */
  1320. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1321. u32 ptr; /* SRAM byte address of log data */
  1322. u32 ev, time, data; /* event log data */
  1323. unsigned long reg_flags;
  1324. if (num_events == 0)
  1325. return pos;
  1326. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1327. if (mode == 0)
  1328. event_size = 2 * sizeof(u32);
  1329. else
  1330. event_size = 3 * sizeof(u32);
  1331. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1332. /* Make sure device is powered up for SRAM reads */
  1333. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1334. iwl_grab_nic_access(priv);
  1335. /* Set starting address; reads will auto-increment */
  1336. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1337. rmb();
  1338. /* "time" is actually "data" for mode 0 (no timestamp).
  1339. * place event id # at far right for easier visual parsing. */
  1340. for (i = 0; i < num_events; i++) {
  1341. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1342. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1343. if (mode == 0) {
  1344. /* data, ev */
  1345. if (bufsz) {
  1346. pos += scnprintf(*buf + pos, bufsz - pos,
  1347. "0x%08x:%04u\n",
  1348. time, ev);
  1349. } else {
  1350. IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
  1351. trace_iwlwifi_dev_ucode_event(priv, 0,
  1352. time, ev);
  1353. }
  1354. } else {
  1355. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1356. if (bufsz) {
  1357. pos += scnprintf(*buf + pos, bufsz - pos,
  1358. "%010u:0x%08x:%04u\n",
  1359. time, data, ev);
  1360. } else {
  1361. IWL_ERR(priv, "%010u\t0x%08x\t%04u\n",
  1362. time, data, ev);
  1363. trace_iwlwifi_dev_ucode_event(priv, time,
  1364. data, ev);
  1365. }
  1366. }
  1367. }
  1368. /* Allow device to power down */
  1369. iwl_release_nic_access(priv);
  1370. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1371. return pos;
  1372. }
  1373. /**
  1374. * iwl3945_print_last_event_logs - Dump the newest # of event log to syslog
  1375. */
  1376. static int iwl3945_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1377. u32 num_wraps, u32 next_entry,
  1378. u32 size, u32 mode,
  1379. int pos, char **buf, size_t bufsz)
  1380. {
  1381. /*
  1382. * display the newest DEFAULT_LOG_ENTRIES entries
  1383. * i.e the entries just before the next ont that uCode would fill.
  1384. */
  1385. if (num_wraps) {
  1386. if (next_entry < size) {
  1387. pos = iwl3945_print_event_log(priv,
  1388. capacity - (size - next_entry),
  1389. size - next_entry, mode,
  1390. pos, buf, bufsz);
  1391. pos = iwl3945_print_event_log(priv, 0,
  1392. next_entry, mode,
  1393. pos, buf, bufsz);
  1394. } else
  1395. pos = iwl3945_print_event_log(priv, next_entry - size,
  1396. size, mode,
  1397. pos, buf, bufsz);
  1398. } else {
  1399. if (next_entry < size)
  1400. pos = iwl3945_print_event_log(priv, 0,
  1401. next_entry, mode,
  1402. pos, buf, bufsz);
  1403. else
  1404. pos = iwl3945_print_event_log(priv, next_entry - size,
  1405. size, mode,
  1406. pos, buf, bufsz);
  1407. }
  1408. return pos;
  1409. }
  1410. /* For sanity check only. Actual size is determined by uCode, typ. 512 */
  1411. #define IWL3945_MAX_EVENT_LOG_SIZE (512)
  1412. #define DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES (20)
  1413. int iwl3945_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1414. char **buf, bool display)
  1415. {
  1416. u32 base; /* SRAM byte address of event log header */
  1417. u32 capacity; /* event log capacity in # entries */
  1418. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1419. u32 num_wraps; /* # times uCode wrapped to top of log */
  1420. u32 next_entry; /* index of next entry to be written by uCode */
  1421. u32 size; /* # entries that we'll print */
  1422. int pos = 0;
  1423. size_t bufsz = 0;
  1424. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1425. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1426. IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
  1427. return pos;
  1428. }
  1429. /* event log header */
  1430. capacity = iwl_read_targ_mem(priv, base);
  1431. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1432. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1433. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1434. if (capacity > IWL3945_MAX_EVENT_LOG_SIZE) {
  1435. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1436. capacity, IWL3945_MAX_EVENT_LOG_SIZE);
  1437. capacity = IWL3945_MAX_EVENT_LOG_SIZE;
  1438. }
  1439. if (next_entry > IWL3945_MAX_EVENT_LOG_SIZE) {
  1440. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1441. next_entry, IWL3945_MAX_EVENT_LOG_SIZE);
  1442. next_entry = IWL3945_MAX_EVENT_LOG_SIZE;
  1443. }
  1444. size = num_wraps ? capacity : next_entry;
  1445. /* bail out if nothing in log */
  1446. if (size == 0) {
  1447. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1448. return pos;
  1449. }
  1450. #ifdef CONFIG_IWLWIFI_DEBUG
  1451. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1452. size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
  1453. ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
  1454. #else
  1455. size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
  1456. ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
  1457. #endif
  1458. IWL_ERR(priv, "Start IWL Event Log Dump: display last %d count\n",
  1459. size);
  1460. #ifdef CONFIG_IWLWIFI_DEBUG
  1461. if (display) {
  1462. if (full_log)
  1463. bufsz = capacity * 48;
  1464. else
  1465. bufsz = size * 48;
  1466. *buf = kmalloc(bufsz, GFP_KERNEL);
  1467. if (!*buf)
  1468. return pos;
  1469. }
  1470. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1471. /* if uCode has wrapped back to top of log,
  1472. * start at the oldest entry,
  1473. * i.e the next one that uCode would fill.
  1474. */
  1475. if (num_wraps)
  1476. pos = iwl3945_print_event_log(priv, next_entry,
  1477. capacity - next_entry, mode,
  1478. pos, buf, bufsz);
  1479. /* (then/else) start at top of log */
  1480. pos = iwl3945_print_event_log(priv, 0, next_entry, mode,
  1481. pos, buf, bufsz);
  1482. } else
  1483. pos = iwl3945_print_last_event_logs(priv, capacity, num_wraps,
  1484. next_entry, size, mode,
  1485. pos, buf, bufsz);
  1486. #else
  1487. pos = iwl3945_print_last_event_logs(priv, capacity, num_wraps,
  1488. next_entry, size, mode,
  1489. pos, buf, bufsz);
  1490. #endif
  1491. return pos;
  1492. }
  1493. static void iwl3945_irq_tasklet(struct iwl_priv *priv)
  1494. {
  1495. u32 inta, handled = 0;
  1496. u32 inta_fh;
  1497. unsigned long flags;
  1498. #ifdef CONFIG_IWLWIFI_DEBUG
  1499. u32 inta_mask;
  1500. #endif
  1501. spin_lock_irqsave(&priv->lock, flags);
  1502. /* Ack/clear/reset pending uCode interrupts.
  1503. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1504. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1505. inta = iwl_read32(priv, CSR_INT);
  1506. iwl_write32(priv, CSR_INT, inta);
  1507. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1508. * Any new interrupts that happen after this, either while we're
  1509. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1510. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1511. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1512. #ifdef CONFIG_IWLWIFI_DEBUG
  1513. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1514. /* just for debug */
  1515. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1516. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1517. inta, inta_mask, inta_fh);
  1518. }
  1519. #endif
  1520. spin_unlock_irqrestore(&priv->lock, flags);
  1521. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1522. * atomic, make sure that inta covers all the interrupts that
  1523. * we've discovered, even if FH interrupt came in just after
  1524. * reading CSR_INT. */
  1525. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1526. inta |= CSR_INT_BIT_FH_RX;
  1527. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1528. inta |= CSR_INT_BIT_FH_TX;
  1529. /* Now service all interrupt bits discovered above. */
  1530. if (inta & CSR_INT_BIT_HW_ERR) {
  1531. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1532. /* Tell the device to stop sending interrupts */
  1533. iwl_disable_interrupts(priv);
  1534. priv->isr_stats.hw++;
  1535. iwl_irq_handle_error(priv);
  1536. handled |= CSR_INT_BIT_HW_ERR;
  1537. return;
  1538. }
  1539. #ifdef CONFIG_IWLWIFI_DEBUG
  1540. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1541. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1542. if (inta & CSR_INT_BIT_SCD) {
  1543. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1544. "the frame/frames.\n");
  1545. priv->isr_stats.sch++;
  1546. }
  1547. /* Alive notification via Rx interrupt will do the real work */
  1548. if (inta & CSR_INT_BIT_ALIVE) {
  1549. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1550. priv->isr_stats.alive++;
  1551. }
  1552. }
  1553. #endif
  1554. /* Safely ignore these bits for debug checks below */
  1555. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1556. /* Error detected by uCode */
  1557. if (inta & CSR_INT_BIT_SW_ERR) {
  1558. IWL_ERR(priv, "Microcode SW error detected. "
  1559. "Restarting 0x%X.\n", inta);
  1560. priv->isr_stats.sw++;
  1561. priv->isr_stats.sw_err = inta;
  1562. iwl_irq_handle_error(priv);
  1563. handled |= CSR_INT_BIT_SW_ERR;
  1564. }
  1565. /* uCode wakes up after power-down sleep */
  1566. if (inta & CSR_INT_BIT_WAKEUP) {
  1567. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1568. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1569. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1570. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1571. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1572. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1573. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1574. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1575. priv->isr_stats.wakeup++;
  1576. handled |= CSR_INT_BIT_WAKEUP;
  1577. }
  1578. /* All uCode command responses, including Tx command responses,
  1579. * Rx "responses" (frame-received notification), and other
  1580. * notifications from uCode come through here*/
  1581. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1582. iwl3945_rx_handle(priv);
  1583. priv->isr_stats.rx++;
  1584. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1585. }
  1586. if (inta & CSR_INT_BIT_FH_TX) {
  1587. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1588. priv->isr_stats.tx++;
  1589. iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
  1590. iwl_write_direct32(priv, FH39_TCSR_CREDIT
  1591. (FH39_SRVC_CHNL), 0x0);
  1592. handled |= CSR_INT_BIT_FH_TX;
  1593. }
  1594. if (inta & ~handled) {
  1595. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1596. priv->isr_stats.unhandled++;
  1597. }
  1598. if (inta & ~priv->inta_mask) {
  1599. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1600. inta & ~priv->inta_mask);
  1601. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1602. }
  1603. /* Re-enable all interrupts */
  1604. /* only Re-enable if disabled by irq */
  1605. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1606. iwl_enable_interrupts(priv);
  1607. #ifdef CONFIG_IWLWIFI_DEBUG
  1608. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1609. inta = iwl_read32(priv, CSR_INT);
  1610. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1611. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1612. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1613. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1614. }
  1615. #endif
  1616. }
  1617. static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
  1618. enum ieee80211_band band,
  1619. u8 is_active, u8 n_probes,
  1620. struct iwl3945_scan_channel *scan_ch)
  1621. {
  1622. struct ieee80211_channel *chan;
  1623. const struct ieee80211_supported_band *sband;
  1624. const struct iwl_channel_info *ch_info;
  1625. u16 passive_dwell = 0;
  1626. u16 active_dwell = 0;
  1627. int added, i;
  1628. sband = iwl_get_hw_mode(priv, band);
  1629. if (!sband)
  1630. return 0;
  1631. active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
  1632. passive_dwell = iwl_get_passive_dwell_time(priv, band);
  1633. if (passive_dwell <= active_dwell)
  1634. passive_dwell = active_dwell + 1;
  1635. for (i = 0, added = 0; i < priv->scan_request->n_channels; i++) {
  1636. chan = priv->scan_request->channels[i];
  1637. if (chan->band != band)
  1638. continue;
  1639. scan_ch->channel = chan->hw_value;
  1640. ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
  1641. if (!is_channel_valid(ch_info)) {
  1642. IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
  1643. scan_ch->channel);
  1644. continue;
  1645. }
  1646. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1647. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1648. /* If passive , set up for auto-switch
  1649. * and use long active_dwell time.
  1650. */
  1651. if (!is_active || is_channel_passive(ch_info) ||
  1652. (chan->flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
  1653. scan_ch->type = 0; /* passive */
  1654. if (IWL_UCODE_API(priv->ucode_ver) == 1)
  1655. scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
  1656. } else {
  1657. scan_ch->type = 1; /* active */
  1658. }
  1659. /* Set direct probe bits. These may be used both for active
  1660. * scan channels (probes gets sent right away),
  1661. * or for passive channels (probes get se sent only after
  1662. * hearing clear Rx packet).*/
  1663. if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
  1664. if (n_probes)
  1665. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1666. } else {
  1667. /* uCode v1 does not allow setting direct probe bits on
  1668. * passive channel. */
  1669. if ((scan_ch->type & 1) && n_probes)
  1670. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1671. }
  1672. /* Set txpower levels to defaults */
  1673. scan_ch->tpc.dsp_atten = 110;
  1674. /* scan_pwr_info->tpc.dsp_atten; */
  1675. /*scan_pwr_info->tpc.tx_gain; */
  1676. if (band == IEEE80211_BAND_5GHZ)
  1677. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1678. else {
  1679. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1680. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1681. * power level:
  1682. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1683. */
  1684. }
  1685. IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
  1686. scan_ch->channel,
  1687. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1688. (scan_ch->type & 1) ?
  1689. active_dwell : passive_dwell);
  1690. scan_ch++;
  1691. added++;
  1692. }
  1693. IWL_DEBUG_SCAN(priv, "total channels to scan %d \n", added);
  1694. return added;
  1695. }
  1696. static void iwl3945_init_hw_rates(struct iwl_priv *priv,
  1697. struct ieee80211_rate *rates)
  1698. {
  1699. int i;
  1700. for (i = 0; i < IWL_RATE_COUNT; i++) {
  1701. rates[i].bitrate = iwl3945_rates[i].ieee * 5;
  1702. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  1703. rates[i].hw_value_short = i;
  1704. rates[i].flags = 0;
  1705. if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  1706. /*
  1707. * If CCK != 1M then set short preamble rate flag.
  1708. */
  1709. rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
  1710. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  1711. }
  1712. }
  1713. }
  1714. /******************************************************************************
  1715. *
  1716. * uCode download functions
  1717. *
  1718. ******************************************************************************/
  1719. static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
  1720. {
  1721. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1722. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1723. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1724. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1725. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1726. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1727. }
  1728. /**
  1729. * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
  1730. * looking at all data.
  1731. */
  1732. static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
  1733. {
  1734. u32 val;
  1735. u32 save_len = len;
  1736. int rc = 0;
  1737. u32 errcnt;
  1738. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1739. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1740. IWL39_RTC_INST_LOWER_BOUND);
  1741. errcnt = 0;
  1742. for (; len > 0; len -= sizeof(u32), image++) {
  1743. /* read data comes through single port, auto-incr addr */
  1744. /* NOTE: Use the debugless read so we don't flood kernel log
  1745. * if IWL_DL_IO is set */
  1746. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1747. if (val != le32_to_cpu(*image)) {
  1748. IWL_ERR(priv, "uCode INST section is invalid at "
  1749. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1750. save_len - len, val, le32_to_cpu(*image));
  1751. rc = -EIO;
  1752. errcnt++;
  1753. if (errcnt >= 20)
  1754. break;
  1755. }
  1756. }
  1757. if (!errcnt)
  1758. IWL_DEBUG_INFO(priv,
  1759. "ucode image in INSTRUCTION memory is good\n");
  1760. return rc;
  1761. }
  1762. /**
  1763. * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1764. * using sample data 100 bytes apart. If these sample points are good,
  1765. * it's a pretty good bet that everything between them is good, too.
  1766. */
  1767. static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1768. {
  1769. u32 val;
  1770. int rc = 0;
  1771. u32 errcnt = 0;
  1772. u32 i;
  1773. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1774. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1775. /* read data comes through single port, auto-incr addr */
  1776. /* NOTE: Use the debugless read so we don't flood kernel log
  1777. * if IWL_DL_IO is set */
  1778. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1779. i + IWL39_RTC_INST_LOWER_BOUND);
  1780. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1781. if (val != le32_to_cpu(*image)) {
  1782. #if 0 /* Enable this if you want to see details */
  1783. IWL_ERR(priv, "uCode INST section is invalid at "
  1784. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1785. i, val, *image);
  1786. #endif
  1787. rc = -EIO;
  1788. errcnt++;
  1789. if (errcnt >= 3)
  1790. break;
  1791. }
  1792. }
  1793. return rc;
  1794. }
  1795. /**
  1796. * iwl3945_verify_ucode - determine which instruction image is in SRAM,
  1797. * and verify its contents
  1798. */
  1799. static int iwl3945_verify_ucode(struct iwl_priv *priv)
  1800. {
  1801. __le32 *image;
  1802. u32 len;
  1803. int rc = 0;
  1804. /* Try bootstrap */
  1805. image = (__le32 *)priv->ucode_boot.v_addr;
  1806. len = priv->ucode_boot.len;
  1807. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1808. if (rc == 0) {
  1809. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1810. return 0;
  1811. }
  1812. /* Try initialize */
  1813. image = (__le32 *)priv->ucode_init.v_addr;
  1814. len = priv->ucode_init.len;
  1815. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1816. if (rc == 0) {
  1817. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1818. return 0;
  1819. }
  1820. /* Try runtime/protocol */
  1821. image = (__le32 *)priv->ucode_code.v_addr;
  1822. len = priv->ucode_code.len;
  1823. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1824. if (rc == 0) {
  1825. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1826. return 0;
  1827. }
  1828. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1829. /* Since nothing seems to match, show first several data entries in
  1830. * instruction SRAM, so maybe visual inspection will give a clue.
  1831. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1832. image = (__le32 *)priv->ucode_boot.v_addr;
  1833. len = priv->ucode_boot.len;
  1834. rc = iwl3945_verify_inst_full(priv, image, len);
  1835. return rc;
  1836. }
  1837. static void iwl3945_nic_start(struct iwl_priv *priv)
  1838. {
  1839. /* Remove all resets to allow NIC to operate */
  1840. iwl_write32(priv, CSR_RESET, 0);
  1841. }
  1842. /**
  1843. * iwl3945_read_ucode - Read uCode images from disk file.
  1844. *
  1845. * Copy into buffers for card to fetch via bus-mastering
  1846. */
  1847. static int iwl3945_read_ucode(struct iwl_priv *priv)
  1848. {
  1849. const struct iwl_ucode_header *ucode;
  1850. int ret = -EINVAL, index;
  1851. const struct firmware *ucode_raw;
  1852. /* firmware file name contains uCode/driver compatibility version */
  1853. const char *name_pre = priv->cfg->fw_name_pre;
  1854. const unsigned int api_max = priv->cfg->ucode_api_max;
  1855. const unsigned int api_min = priv->cfg->ucode_api_min;
  1856. char buf[25];
  1857. u8 *src;
  1858. size_t len;
  1859. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1860. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1861. * request_firmware() is synchronous, file is in memory on return. */
  1862. for (index = api_max; index >= api_min; index--) {
  1863. sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
  1864. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1865. if (ret < 0) {
  1866. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1867. buf, ret);
  1868. if (ret == -ENOENT)
  1869. continue;
  1870. else
  1871. goto error;
  1872. } else {
  1873. if (index < api_max)
  1874. IWL_ERR(priv, "Loaded firmware %s, "
  1875. "which is deprecated. "
  1876. " Please use API v%u instead.\n",
  1877. buf, api_max);
  1878. IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
  1879. "(%zd bytes) from disk\n",
  1880. buf, ucode_raw->size);
  1881. break;
  1882. }
  1883. }
  1884. if (ret < 0)
  1885. goto error;
  1886. /* Make sure that we got at least our header! */
  1887. if (ucode_raw->size < priv->cfg->ops->ucode->get_header_size(1)) {
  1888. IWL_ERR(priv, "File size way too small!\n");
  1889. ret = -EINVAL;
  1890. goto err_release;
  1891. }
  1892. /* Data from ucode file: header followed by uCode images */
  1893. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1894. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1895. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1896. inst_size = priv->cfg->ops->ucode->get_inst_size(ucode, api_ver);
  1897. data_size = priv->cfg->ops->ucode->get_data_size(ucode, api_ver);
  1898. init_size = priv->cfg->ops->ucode->get_init_size(ucode, api_ver);
  1899. init_data_size =
  1900. priv->cfg->ops->ucode->get_init_data_size(ucode, api_ver);
  1901. boot_size = priv->cfg->ops->ucode->get_boot_size(ucode, api_ver);
  1902. src = priv->cfg->ops->ucode->get_data(ucode, api_ver);
  1903. /* api_ver should match the api version forming part of the
  1904. * firmware filename ... but we don't check for that and only rely
  1905. * on the API version read from firmware header from here on forward */
  1906. if (api_ver < api_min || api_ver > api_max) {
  1907. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1908. "Driver supports v%u, firmware is v%u.\n",
  1909. api_max, api_ver);
  1910. priv->ucode_ver = 0;
  1911. ret = -EINVAL;
  1912. goto err_release;
  1913. }
  1914. if (api_ver != api_max)
  1915. IWL_ERR(priv, "Firmware has old API version. Expected %u, "
  1916. "got %u. New firmware can be obtained "
  1917. "from http://www.intellinuxwireless.org.\n",
  1918. api_max, api_ver);
  1919. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1920. IWL_UCODE_MAJOR(priv->ucode_ver),
  1921. IWL_UCODE_MINOR(priv->ucode_ver),
  1922. IWL_UCODE_API(priv->ucode_ver),
  1923. IWL_UCODE_SERIAL(priv->ucode_ver));
  1924. snprintf(priv->hw->wiphy->fw_version,
  1925. sizeof(priv->hw->wiphy->fw_version),
  1926. "%u.%u.%u.%u",
  1927. IWL_UCODE_MAJOR(priv->ucode_ver),
  1928. IWL_UCODE_MINOR(priv->ucode_ver),
  1929. IWL_UCODE_API(priv->ucode_ver),
  1930. IWL_UCODE_SERIAL(priv->ucode_ver));
  1931. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1932. priv->ucode_ver);
  1933. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1934. inst_size);
  1935. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1936. data_size);
  1937. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1938. init_size);
  1939. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1940. init_data_size);
  1941. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1942. boot_size);
  1943. /* Verify size of file vs. image size info in file's header */
  1944. if (ucode_raw->size != priv->cfg->ops->ucode->get_header_size(api_ver) +
  1945. inst_size + data_size + init_size +
  1946. init_data_size + boot_size) {
  1947. IWL_DEBUG_INFO(priv,
  1948. "uCode file size %zd does not match expected size\n",
  1949. ucode_raw->size);
  1950. ret = -EINVAL;
  1951. goto err_release;
  1952. }
  1953. /* Verify that uCode images will fit in card's SRAM */
  1954. if (inst_size > IWL39_MAX_INST_SIZE) {
  1955. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1956. inst_size);
  1957. ret = -EINVAL;
  1958. goto err_release;
  1959. }
  1960. if (data_size > IWL39_MAX_DATA_SIZE) {
  1961. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1962. data_size);
  1963. ret = -EINVAL;
  1964. goto err_release;
  1965. }
  1966. if (init_size > IWL39_MAX_INST_SIZE) {
  1967. IWL_DEBUG_INFO(priv,
  1968. "uCode init instr len %d too large to fit in\n",
  1969. init_size);
  1970. ret = -EINVAL;
  1971. goto err_release;
  1972. }
  1973. if (init_data_size > IWL39_MAX_DATA_SIZE) {
  1974. IWL_DEBUG_INFO(priv,
  1975. "uCode init data len %d too large to fit in\n",
  1976. init_data_size);
  1977. ret = -EINVAL;
  1978. goto err_release;
  1979. }
  1980. if (boot_size > IWL39_MAX_BSM_SIZE) {
  1981. IWL_DEBUG_INFO(priv,
  1982. "uCode boot instr len %d too large to fit in\n",
  1983. boot_size);
  1984. ret = -EINVAL;
  1985. goto err_release;
  1986. }
  1987. /* Allocate ucode buffers for card's bus-master loading ... */
  1988. /* Runtime instructions and 2 copies of data:
  1989. * 1) unmodified from disk
  1990. * 2) backup cache for save/restore during power-downs */
  1991. priv->ucode_code.len = inst_size;
  1992. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1993. priv->ucode_data.len = data_size;
  1994. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1995. priv->ucode_data_backup.len = data_size;
  1996. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1997. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1998. !priv->ucode_data_backup.v_addr)
  1999. goto err_pci_alloc;
  2000. /* Initialization instructions and data */
  2001. if (init_size && init_data_size) {
  2002. priv->ucode_init.len = init_size;
  2003. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  2004. priv->ucode_init_data.len = init_data_size;
  2005. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  2006. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  2007. goto err_pci_alloc;
  2008. }
  2009. /* Bootstrap (instructions only, no data) */
  2010. if (boot_size) {
  2011. priv->ucode_boot.len = boot_size;
  2012. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  2013. if (!priv->ucode_boot.v_addr)
  2014. goto err_pci_alloc;
  2015. }
  2016. /* Copy images into buffers for card's bus-master reads ... */
  2017. /* Runtime instructions (first block of data in file) */
  2018. len = inst_size;
  2019. IWL_DEBUG_INFO(priv,
  2020. "Copying (but not loading) uCode instr len %zd\n", len);
  2021. memcpy(priv->ucode_code.v_addr, src, len);
  2022. src += len;
  2023. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  2024. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  2025. /* Runtime data (2nd block)
  2026. * NOTE: Copy into backup buffer will be done in iwl3945_up() */
  2027. len = data_size;
  2028. IWL_DEBUG_INFO(priv,
  2029. "Copying (but not loading) uCode data len %zd\n", len);
  2030. memcpy(priv->ucode_data.v_addr, src, len);
  2031. memcpy(priv->ucode_data_backup.v_addr, src, len);
  2032. src += len;
  2033. /* Initialization instructions (3rd block) */
  2034. if (init_size) {
  2035. len = init_size;
  2036. IWL_DEBUG_INFO(priv,
  2037. "Copying (but not loading) init instr len %zd\n", len);
  2038. memcpy(priv->ucode_init.v_addr, src, len);
  2039. src += len;
  2040. }
  2041. /* Initialization data (4th block) */
  2042. if (init_data_size) {
  2043. len = init_data_size;
  2044. IWL_DEBUG_INFO(priv,
  2045. "Copying (but not loading) init data len %zd\n", len);
  2046. memcpy(priv->ucode_init_data.v_addr, src, len);
  2047. src += len;
  2048. }
  2049. /* Bootstrap instructions (5th block) */
  2050. len = boot_size;
  2051. IWL_DEBUG_INFO(priv,
  2052. "Copying (but not loading) boot instr len %zd\n", len);
  2053. memcpy(priv->ucode_boot.v_addr, src, len);
  2054. /* We have our copies now, allow OS release its copies */
  2055. release_firmware(ucode_raw);
  2056. return 0;
  2057. err_pci_alloc:
  2058. IWL_ERR(priv, "failed to allocate pci memory\n");
  2059. ret = -ENOMEM;
  2060. iwl3945_dealloc_ucode_pci(priv);
  2061. err_release:
  2062. release_firmware(ucode_raw);
  2063. error:
  2064. return ret;
  2065. }
  2066. /**
  2067. * iwl3945_set_ucode_ptrs - Set uCode address location
  2068. *
  2069. * Tell initialization uCode where to find runtime uCode.
  2070. *
  2071. * BSM registers initially contain pointers to initialization uCode.
  2072. * We need to replace them to load runtime uCode inst and data,
  2073. * and to save runtime data when powering down.
  2074. */
  2075. static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
  2076. {
  2077. dma_addr_t pinst;
  2078. dma_addr_t pdata;
  2079. /* bits 31:0 for 3945 */
  2080. pinst = priv->ucode_code.p_addr;
  2081. pdata = priv->ucode_data_backup.p_addr;
  2082. /* Tell bootstrap uCode where to find image to load */
  2083. iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  2084. iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  2085. iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  2086. priv->ucode_data.len);
  2087. /* Inst byte count must be last to set up, bit 31 signals uCode
  2088. * that all new ptr/size info is in place */
  2089. iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  2090. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  2091. IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
  2092. return 0;
  2093. }
  2094. /**
  2095. * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
  2096. *
  2097. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  2098. *
  2099. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  2100. */
  2101. static void iwl3945_init_alive_start(struct iwl_priv *priv)
  2102. {
  2103. /* Check alive response for "valid" sign from uCode */
  2104. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  2105. /* We had an error bringing up the hardware, so take it
  2106. * all the way back down so we can try again */
  2107. IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
  2108. goto restart;
  2109. }
  2110. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  2111. * This is a paranoid check, because we would not have gotten the
  2112. * "initialize" alive if code weren't properly loaded. */
  2113. if (iwl3945_verify_ucode(priv)) {
  2114. /* Runtime instruction load was bad;
  2115. * take it all the way back down so we can try again */
  2116. IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
  2117. goto restart;
  2118. }
  2119. /* Send pointers to protocol/runtime uCode image ... init code will
  2120. * load and launch runtime uCode, which will send us another "Alive"
  2121. * notification. */
  2122. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  2123. if (iwl3945_set_ucode_ptrs(priv)) {
  2124. /* Runtime instruction load won't happen;
  2125. * take it all the way back down so we can try again */
  2126. IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
  2127. goto restart;
  2128. }
  2129. return;
  2130. restart:
  2131. queue_work(priv->workqueue, &priv->restart);
  2132. }
  2133. /**
  2134. * iwl3945_alive_start - called after REPLY_ALIVE notification received
  2135. * from protocol/runtime uCode (initialization uCode's
  2136. * Alive gets handled by iwl3945_init_alive_start()).
  2137. */
  2138. static void iwl3945_alive_start(struct iwl_priv *priv)
  2139. {
  2140. int thermal_spin = 0;
  2141. u32 rfkill;
  2142. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  2143. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  2144. /* We had an error bringing up the hardware, so take it
  2145. * all the way back down so we can try again */
  2146. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  2147. goto restart;
  2148. }
  2149. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  2150. * This is a paranoid check, because we would not have gotten the
  2151. * "runtime" alive if code weren't properly loaded. */
  2152. if (iwl3945_verify_ucode(priv)) {
  2153. /* Runtime instruction load was bad;
  2154. * take it all the way back down so we can try again */
  2155. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  2156. goto restart;
  2157. }
  2158. iwl_clear_stations_table(priv);
  2159. rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
  2160. IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
  2161. if (rfkill & 0x1) {
  2162. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2163. /* if RFKILL is not on, then wait for thermal
  2164. * sensor in adapter to kick in */
  2165. while (iwl3945_hw_get_temperature(priv) == 0) {
  2166. thermal_spin++;
  2167. udelay(10);
  2168. }
  2169. if (thermal_spin)
  2170. IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
  2171. thermal_spin * 10);
  2172. } else
  2173. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2174. /* After the ALIVE response, we can send commands to 3945 uCode */
  2175. set_bit(STATUS_ALIVE, &priv->status);
  2176. if (iwl_is_rfkill(priv))
  2177. return;
  2178. ieee80211_wake_queues(priv->hw);
  2179. priv->active_rate = priv->rates_mask;
  2180. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  2181. iwl_power_update_mode(priv, true);
  2182. if (iwl_is_associated(priv)) {
  2183. struct iwl3945_rxon_cmd *active_rxon =
  2184. (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
  2185. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2186. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2187. } else {
  2188. /* Initialize our rx_config data */
  2189. iwl_connection_init_rx_config(priv, priv->iw_mode);
  2190. }
  2191. /* Configure Bluetooth device coexistence support */
  2192. iwl_send_bt_config(priv);
  2193. /* Configure the adapter for unassociated operation */
  2194. iwlcore_commit_rxon(priv);
  2195. iwl3945_reg_txpower_periodic(priv);
  2196. iwl_leds_init(priv);
  2197. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2198. set_bit(STATUS_READY, &priv->status);
  2199. wake_up_interruptible(&priv->wait_command_queue);
  2200. /* reassociate for ADHOC mode */
  2201. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  2202. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  2203. priv->vif);
  2204. if (beacon)
  2205. iwl_mac_beacon_update(priv->hw, beacon);
  2206. }
  2207. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  2208. iwl_set_mode(priv, priv->iw_mode);
  2209. return;
  2210. restart:
  2211. queue_work(priv->workqueue, &priv->restart);
  2212. }
  2213. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
  2214. static void __iwl3945_down(struct iwl_priv *priv)
  2215. {
  2216. unsigned long flags;
  2217. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  2218. struct ieee80211_conf *conf = NULL;
  2219. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2220. conf = ieee80211_get_hw_conf(priv->hw);
  2221. if (!exit_pending)
  2222. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2223. iwl_clear_stations_table(priv);
  2224. /* Unblock any waiting calls */
  2225. wake_up_interruptible_all(&priv->wait_command_queue);
  2226. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2227. * exiting the module */
  2228. if (!exit_pending)
  2229. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2230. /* stop and reset the on-board processor */
  2231. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2232. /* tell the device to stop sending interrupts */
  2233. spin_lock_irqsave(&priv->lock, flags);
  2234. iwl_disable_interrupts(priv);
  2235. spin_unlock_irqrestore(&priv->lock, flags);
  2236. iwl_synchronize_irq(priv);
  2237. if (priv->mac80211_registered)
  2238. ieee80211_stop_queues(priv->hw);
  2239. /* If we have not previously called iwl3945_init() then
  2240. * clear all bits but the RF Kill bits and return */
  2241. if (!iwl_is_init(priv)) {
  2242. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2243. STATUS_RF_KILL_HW |
  2244. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2245. STATUS_GEO_CONFIGURED |
  2246. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2247. STATUS_EXIT_PENDING;
  2248. goto exit;
  2249. }
  2250. /* ...otherwise clear out all the status bits but the RF Kill
  2251. * bit and continue taking the NIC down. */
  2252. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2253. STATUS_RF_KILL_HW |
  2254. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2255. STATUS_GEO_CONFIGURED |
  2256. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2257. STATUS_FW_ERROR |
  2258. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2259. STATUS_EXIT_PENDING;
  2260. iwl3945_hw_txq_ctx_stop(priv);
  2261. iwl3945_hw_rxq_stop(priv);
  2262. /* Power-down device's busmaster DMA clocks */
  2263. iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  2264. udelay(5);
  2265. /* Stop the device, and put it in low power state */
  2266. priv->cfg->ops->lib->apm_ops.stop(priv);
  2267. exit:
  2268. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2269. if (priv->ibss_beacon)
  2270. dev_kfree_skb(priv->ibss_beacon);
  2271. priv->ibss_beacon = NULL;
  2272. /* clear out any free frames */
  2273. iwl3945_clear_free_frames(priv);
  2274. }
  2275. static void iwl3945_down(struct iwl_priv *priv)
  2276. {
  2277. mutex_lock(&priv->mutex);
  2278. __iwl3945_down(priv);
  2279. mutex_unlock(&priv->mutex);
  2280. iwl3945_cancel_deferred_work(priv);
  2281. }
  2282. #define MAX_HW_RESTARTS 5
  2283. static int __iwl3945_up(struct iwl_priv *priv)
  2284. {
  2285. int rc, i;
  2286. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2287. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2288. return -EIO;
  2289. }
  2290. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2291. IWL_ERR(priv, "ucode not available for device bring up\n");
  2292. return -EIO;
  2293. }
  2294. /* If platform's RF_KILL switch is NOT set to KILL */
  2295. if (iwl_read32(priv, CSR_GP_CNTRL) &
  2296. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2297. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2298. else {
  2299. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2300. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2301. return -ENODEV;
  2302. }
  2303. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2304. rc = iwl3945_hw_nic_init(priv);
  2305. if (rc) {
  2306. IWL_ERR(priv, "Unable to int nic\n");
  2307. return rc;
  2308. }
  2309. /* make sure rfkill handshake bits are cleared */
  2310. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2311. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2312. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2313. /* clear (again), then enable host interrupts */
  2314. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2315. iwl_enable_interrupts(priv);
  2316. /* really make sure rfkill handshake bits are cleared */
  2317. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2318. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2319. /* Copy original ucode data image from disk into backup cache.
  2320. * This will be used to initialize the on-board processor's
  2321. * data SRAM for a clean start when the runtime program first loads. */
  2322. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2323. priv->ucode_data.len);
  2324. /* We return success when we resume from suspend and rf_kill is on. */
  2325. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  2326. return 0;
  2327. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2328. iwl_clear_stations_table(priv);
  2329. /* load bootstrap state machine,
  2330. * load bootstrap program into processor's memory,
  2331. * prepare to load the "initialize" uCode */
  2332. priv->cfg->ops->lib->load_ucode(priv);
  2333. if (rc) {
  2334. IWL_ERR(priv,
  2335. "Unable to set up bootstrap uCode: %d\n", rc);
  2336. continue;
  2337. }
  2338. /* start card; "initialize" will load runtime ucode */
  2339. iwl3945_nic_start(priv);
  2340. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2341. return 0;
  2342. }
  2343. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2344. __iwl3945_down(priv);
  2345. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2346. /* tried to restart and config the device for as long as our
  2347. * patience could withstand */
  2348. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2349. return -EIO;
  2350. }
  2351. /*****************************************************************************
  2352. *
  2353. * Workqueue callbacks
  2354. *
  2355. *****************************************************************************/
  2356. static void iwl3945_bg_init_alive_start(struct work_struct *data)
  2357. {
  2358. struct iwl_priv *priv =
  2359. container_of(data, struct iwl_priv, init_alive_start.work);
  2360. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2361. return;
  2362. mutex_lock(&priv->mutex);
  2363. iwl3945_init_alive_start(priv);
  2364. mutex_unlock(&priv->mutex);
  2365. }
  2366. static void iwl3945_bg_alive_start(struct work_struct *data)
  2367. {
  2368. struct iwl_priv *priv =
  2369. container_of(data, struct iwl_priv, alive_start.work);
  2370. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2371. return;
  2372. mutex_lock(&priv->mutex);
  2373. iwl3945_alive_start(priv);
  2374. mutex_unlock(&priv->mutex);
  2375. }
  2376. /*
  2377. * 3945 cannot interrupt driver when hardware rf kill switch toggles;
  2378. * driver must poll CSR_GP_CNTRL_REG register for change. This register
  2379. * *is* readable even when device has been SW_RESET into low power mode
  2380. * (e.g. during RF KILL).
  2381. */
  2382. static void iwl3945_rfkill_poll(struct work_struct *data)
  2383. {
  2384. struct iwl_priv *priv =
  2385. container_of(data, struct iwl_priv, rfkill_poll.work);
  2386. bool old_rfkill = test_bit(STATUS_RF_KILL_HW, &priv->status);
  2387. bool new_rfkill = !(iwl_read32(priv, CSR_GP_CNTRL)
  2388. & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW);
  2389. if (new_rfkill != old_rfkill) {
  2390. if (new_rfkill)
  2391. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2392. else
  2393. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2394. wiphy_rfkill_set_hw_state(priv->hw->wiphy, new_rfkill);
  2395. IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
  2396. new_rfkill ? "disable radio" : "enable radio");
  2397. }
  2398. /* Keep this running, even if radio now enabled. This will be
  2399. * cancelled in mac_start() if system decides to start again */
  2400. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2401. round_jiffies_relative(2 * HZ));
  2402. }
  2403. #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
  2404. static void iwl3945_bg_request_scan(struct work_struct *data)
  2405. {
  2406. struct iwl_priv *priv =
  2407. container_of(data, struct iwl_priv, request_scan);
  2408. struct iwl_host_cmd cmd = {
  2409. .id = REPLY_SCAN_CMD,
  2410. .len = sizeof(struct iwl3945_scan_cmd),
  2411. .flags = CMD_SIZE_HUGE,
  2412. };
  2413. int rc = 0;
  2414. struct iwl3945_scan_cmd *scan;
  2415. struct ieee80211_conf *conf = NULL;
  2416. u8 n_probes = 0;
  2417. enum ieee80211_band band;
  2418. bool is_active = false;
  2419. conf = ieee80211_get_hw_conf(priv->hw);
  2420. mutex_lock(&priv->mutex);
  2421. cancel_delayed_work(&priv->scan_check);
  2422. if (!iwl_is_ready(priv)) {
  2423. IWL_WARN(priv, "request scan called when driver not ready.\n");
  2424. goto done;
  2425. }
  2426. /* Make sure the scan wasn't canceled before this queued work
  2427. * was given the chance to run... */
  2428. if (!test_bit(STATUS_SCANNING, &priv->status))
  2429. goto done;
  2430. /* This should never be called or scheduled if there is currently
  2431. * a scan active in the hardware. */
  2432. if (test_bit(STATUS_SCAN_HW, &priv->status)) {
  2433. IWL_DEBUG_INFO(priv, "Multiple concurrent scan requests "
  2434. "Ignoring second request.\n");
  2435. rc = -EIO;
  2436. goto done;
  2437. }
  2438. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2439. IWL_DEBUG_SCAN(priv, "Aborting scan due to device shutdown\n");
  2440. goto done;
  2441. }
  2442. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  2443. IWL_DEBUG_HC(priv,
  2444. "Scan request while abort pending. Queuing.\n");
  2445. goto done;
  2446. }
  2447. if (iwl_is_rfkill(priv)) {
  2448. IWL_DEBUG_HC(priv, "Aborting scan due to RF Kill activation\n");
  2449. goto done;
  2450. }
  2451. if (!test_bit(STATUS_READY, &priv->status)) {
  2452. IWL_DEBUG_HC(priv,
  2453. "Scan request while uninitialized. Queuing.\n");
  2454. goto done;
  2455. }
  2456. if (!priv->scan_bands) {
  2457. IWL_DEBUG_HC(priv, "Aborting scan due to no requested bands\n");
  2458. goto done;
  2459. }
  2460. if (!priv->scan) {
  2461. priv->scan = kmalloc(sizeof(struct iwl3945_scan_cmd) +
  2462. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  2463. if (!priv->scan) {
  2464. rc = -ENOMEM;
  2465. goto done;
  2466. }
  2467. }
  2468. scan = priv->scan;
  2469. memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
  2470. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  2471. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  2472. if (iwl_is_associated(priv)) {
  2473. u16 interval = 0;
  2474. u32 extra;
  2475. u32 suspend_time = 100;
  2476. u32 scan_suspend_time = 100;
  2477. unsigned long flags;
  2478. IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
  2479. spin_lock_irqsave(&priv->lock, flags);
  2480. interval = priv->beacon_int;
  2481. spin_unlock_irqrestore(&priv->lock, flags);
  2482. scan->suspend_time = 0;
  2483. scan->max_out_time = cpu_to_le32(200 * 1024);
  2484. if (!interval)
  2485. interval = suspend_time;
  2486. /*
  2487. * suspend time format:
  2488. * 0-19: beacon interval in usec (time before exec.)
  2489. * 20-23: 0
  2490. * 24-31: number of beacons (suspend between channels)
  2491. */
  2492. extra = (suspend_time / interval) << 24;
  2493. scan_suspend_time = 0xFF0FFFFF &
  2494. (extra | ((suspend_time % interval) * 1024));
  2495. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2496. IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
  2497. scan_suspend_time, interval);
  2498. }
  2499. if (priv->scan_request->n_ssids) {
  2500. int i, p = 0;
  2501. IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
  2502. for (i = 0; i < priv->scan_request->n_ssids; i++) {
  2503. /* always does wildcard anyway */
  2504. if (!priv->scan_request->ssids[i].ssid_len)
  2505. continue;
  2506. scan->direct_scan[p].id = WLAN_EID_SSID;
  2507. scan->direct_scan[p].len =
  2508. priv->scan_request->ssids[i].ssid_len;
  2509. memcpy(scan->direct_scan[p].ssid,
  2510. priv->scan_request->ssids[i].ssid,
  2511. priv->scan_request->ssids[i].ssid_len);
  2512. n_probes++;
  2513. p++;
  2514. }
  2515. is_active = true;
  2516. } else
  2517. IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
  2518. /* We don't build a direct scan probe request; the uCode will do
  2519. * that based on the direct_mask added to each channel entry */
  2520. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2521. scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
  2522. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2523. /* flags + rate selection */
  2524. if (priv->scan_bands & BIT(IEEE80211_BAND_2GHZ)) {
  2525. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2526. scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
  2527. scan->good_CRC_th = 0;
  2528. band = IEEE80211_BAND_2GHZ;
  2529. } else if (priv->scan_bands & BIT(IEEE80211_BAND_5GHZ)) {
  2530. scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
  2531. /*
  2532. * If active scaning is requested but a certain channel
  2533. * is marked passive, we can do active scanning if we
  2534. * detect transmissions.
  2535. */
  2536. scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH : 0;
  2537. band = IEEE80211_BAND_5GHZ;
  2538. } else {
  2539. IWL_WARN(priv, "Invalid scan band count\n");
  2540. goto done;
  2541. }
  2542. scan->tx_cmd.len = cpu_to_le16(
  2543. iwl_fill_probe_req(priv,
  2544. (struct ieee80211_mgmt *)scan->data,
  2545. priv->scan_request->ie,
  2546. priv->scan_request->ie_len,
  2547. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2548. /* select Rx antennas */
  2549. scan->flags |= iwl3945_get_antenna_flags(priv);
  2550. if (iwl_is_monitor_mode(priv))
  2551. scan->filter_flags = RXON_FILTER_PROMISC_MSK;
  2552. scan->channel_count =
  2553. iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
  2554. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
  2555. if (scan->channel_count == 0) {
  2556. IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
  2557. goto done;
  2558. }
  2559. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  2560. scan->channel_count * sizeof(struct iwl3945_scan_channel);
  2561. cmd.data = scan;
  2562. scan->len = cpu_to_le16(cmd.len);
  2563. set_bit(STATUS_SCAN_HW, &priv->status);
  2564. rc = iwl_send_cmd_sync(priv, &cmd);
  2565. if (rc)
  2566. goto done;
  2567. queue_delayed_work(priv->workqueue, &priv->scan_check,
  2568. IWL_SCAN_CHECK_WATCHDOG);
  2569. mutex_unlock(&priv->mutex);
  2570. return;
  2571. done:
  2572. /* can not perform scan make sure we clear scanning
  2573. * bits from status so next scan request can be performed.
  2574. * if we dont clear scanning status bit here all next scan
  2575. * will fail
  2576. */
  2577. clear_bit(STATUS_SCAN_HW, &priv->status);
  2578. clear_bit(STATUS_SCANNING, &priv->status);
  2579. /* inform mac80211 scan aborted */
  2580. queue_work(priv->workqueue, &priv->scan_completed);
  2581. mutex_unlock(&priv->mutex);
  2582. }
  2583. static void iwl3945_bg_up(struct work_struct *data)
  2584. {
  2585. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  2586. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2587. return;
  2588. mutex_lock(&priv->mutex);
  2589. __iwl3945_up(priv);
  2590. mutex_unlock(&priv->mutex);
  2591. }
  2592. static void iwl3945_bg_restart(struct work_struct *data)
  2593. {
  2594. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2595. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2596. return;
  2597. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2598. mutex_lock(&priv->mutex);
  2599. priv->vif = NULL;
  2600. priv->is_open = 0;
  2601. mutex_unlock(&priv->mutex);
  2602. iwl3945_down(priv);
  2603. ieee80211_restart_hw(priv->hw);
  2604. } else {
  2605. iwl3945_down(priv);
  2606. queue_work(priv->workqueue, &priv->up);
  2607. }
  2608. }
  2609. static void iwl3945_bg_rx_replenish(struct work_struct *data)
  2610. {
  2611. struct iwl_priv *priv =
  2612. container_of(data, struct iwl_priv, rx_replenish);
  2613. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2614. return;
  2615. mutex_lock(&priv->mutex);
  2616. iwl3945_rx_replenish(priv);
  2617. mutex_unlock(&priv->mutex);
  2618. }
  2619. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2620. void iwl3945_post_associate(struct iwl_priv *priv)
  2621. {
  2622. int rc = 0;
  2623. struct ieee80211_conf *conf = NULL;
  2624. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2625. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2626. return;
  2627. }
  2628. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2629. priv->assoc_id, priv->active_rxon.bssid_addr);
  2630. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2631. return;
  2632. if (!priv->vif || !priv->is_open)
  2633. return;
  2634. iwl_scan_cancel_timeout(priv, 200);
  2635. conf = ieee80211_get_hw_conf(priv->hw);
  2636. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2637. iwlcore_commit_rxon(priv);
  2638. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2639. iwl_setup_rxon_timing(priv);
  2640. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2641. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2642. if (rc)
  2643. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2644. "Attempting to continue.\n");
  2645. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2646. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2647. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2648. priv->assoc_id, priv->beacon_int);
  2649. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2650. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2651. else
  2652. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2653. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2654. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2655. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2656. else
  2657. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2658. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2659. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2660. }
  2661. iwlcore_commit_rxon(priv);
  2662. switch (priv->iw_mode) {
  2663. case NL80211_IFTYPE_STATION:
  2664. iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
  2665. break;
  2666. case NL80211_IFTYPE_ADHOC:
  2667. priv->assoc_id = 1;
  2668. iwl_add_station(priv, priv->bssid, 0, CMD_SYNC, NULL);
  2669. iwl3945_sync_sta(priv, IWL_STA_ID,
  2670. (priv->band == IEEE80211_BAND_5GHZ) ?
  2671. IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP,
  2672. CMD_ASYNC);
  2673. iwl3945_rate_scale_init(priv->hw, IWL_STA_ID);
  2674. iwl3945_send_beacon_cmd(priv);
  2675. break;
  2676. default:
  2677. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2678. __func__, priv->iw_mode);
  2679. break;
  2680. }
  2681. iwl_activate_qos(priv, 0);
  2682. /* we have just associated, don't start scan too early */
  2683. priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
  2684. }
  2685. /*****************************************************************************
  2686. *
  2687. * mac80211 entry point functions
  2688. *
  2689. *****************************************************************************/
  2690. #define UCODE_READY_TIMEOUT (2 * HZ)
  2691. static int iwl3945_mac_start(struct ieee80211_hw *hw)
  2692. {
  2693. struct iwl_priv *priv = hw->priv;
  2694. int ret;
  2695. IWL_DEBUG_MAC80211(priv, "enter\n");
  2696. /* we should be verifying the device is ready to be opened */
  2697. mutex_lock(&priv->mutex);
  2698. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2699. * ucode filename and max sizes are card-specific. */
  2700. if (!priv->ucode_code.len) {
  2701. ret = iwl3945_read_ucode(priv);
  2702. if (ret) {
  2703. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  2704. mutex_unlock(&priv->mutex);
  2705. goto out_release_irq;
  2706. }
  2707. }
  2708. ret = __iwl3945_up(priv);
  2709. mutex_unlock(&priv->mutex);
  2710. if (ret)
  2711. goto out_release_irq;
  2712. IWL_DEBUG_INFO(priv, "Start UP work.\n");
  2713. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  2714. * mac80211 will not be run successfully. */
  2715. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2716. test_bit(STATUS_READY, &priv->status),
  2717. UCODE_READY_TIMEOUT);
  2718. if (!ret) {
  2719. if (!test_bit(STATUS_READY, &priv->status)) {
  2720. IWL_ERR(priv,
  2721. "Wait for START_ALIVE timeout after %dms.\n",
  2722. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2723. ret = -ETIMEDOUT;
  2724. goto out_release_irq;
  2725. }
  2726. }
  2727. /* ucode is running and will send rfkill notifications,
  2728. * no need to poll the killswitch state anymore */
  2729. cancel_delayed_work(&priv->rfkill_poll);
  2730. iwl_led_start(priv);
  2731. priv->is_open = 1;
  2732. IWL_DEBUG_MAC80211(priv, "leave\n");
  2733. return 0;
  2734. out_release_irq:
  2735. priv->is_open = 0;
  2736. IWL_DEBUG_MAC80211(priv, "leave - failed\n");
  2737. return ret;
  2738. }
  2739. static void iwl3945_mac_stop(struct ieee80211_hw *hw)
  2740. {
  2741. struct iwl_priv *priv = hw->priv;
  2742. IWL_DEBUG_MAC80211(priv, "enter\n");
  2743. if (!priv->is_open) {
  2744. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  2745. return;
  2746. }
  2747. priv->is_open = 0;
  2748. if (iwl_is_ready_rf(priv)) {
  2749. /* stop mac, cancel any scan request and clear
  2750. * RXON_FILTER_ASSOC_MSK BIT
  2751. */
  2752. mutex_lock(&priv->mutex);
  2753. iwl_scan_cancel_timeout(priv, 100);
  2754. mutex_unlock(&priv->mutex);
  2755. }
  2756. iwl3945_down(priv);
  2757. flush_workqueue(priv->workqueue);
  2758. /* start polling the killswitch state again */
  2759. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2760. round_jiffies_relative(2 * HZ));
  2761. IWL_DEBUG_MAC80211(priv, "leave\n");
  2762. }
  2763. static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2764. {
  2765. struct iwl_priv *priv = hw->priv;
  2766. IWL_DEBUG_MAC80211(priv, "enter\n");
  2767. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2768. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2769. if (iwl3945_tx_skb(priv, skb))
  2770. dev_kfree_skb_any(skb);
  2771. IWL_DEBUG_MAC80211(priv, "leave\n");
  2772. return NETDEV_TX_OK;
  2773. }
  2774. void iwl3945_config_ap(struct iwl_priv *priv)
  2775. {
  2776. int rc = 0;
  2777. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2778. return;
  2779. /* The following should be done only at AP bring up */
  2780. if (!(iwl_is_associated(priv))) {
  2781. /* RXON - unassoc (to set timing command) */
  2782. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2783. iwlcore_commit_rxon(priv);
  2784. /* RXON Timing */
  2785. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2786. iwl_setup_rxon_timing(priv);
  2787. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2788. sizeof(priv->rxon_timing),
  2789. &priv->rxon_timing);
  2790. if (rc)
  2791. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2792. "Attempting to continue.\n");
  2793. /* FIXME: what should be the assoc_id for AP? */
  2794. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2795. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2796. priv->staging_rxon.flags |=
  2797. RXON_FLG_SHORT_PREAMBLE_MSK;
  2798. else
  2799. priv->staging_rxon.flags &=
  2800. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2801. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2802. if (priv->assoc_capability &
  2803. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2804. priv->staging_rxon.flags |=
  2805. RXON_FLG_SHORT_SLOT_MSK;
  2806. else
  2807. priv->staging_rxon.flags &=
  2808. ~RXON_FLG_SHORT_SLOT_MSK;
  2809. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2810. priv->staging_rxon.flags &=
  2811. ~RXON_FLG_SHORT_SLOT_MSK;
  2812. }
  2813. /* restore RXON assoc */
  2814. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2815. iwlcore_commit_rxon(priv);
  2816. iwl_add_station(priv, iwl_bcast_addr, 0, CMD_SYNC, NULL);
  2817. }
  2818. iwl3945_send_beacon_cmd(priv);
  2819. /* FIXME - we need to add code here to detect a totally new
  2820. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2821. * clear sta table, add BCAST sta... */
  2822. }
  2823. static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2824. struct ieee80211_vif *vif,
  2825. struct ieee80211_sta *sta,
  2826. struct ieee80211_key_conf *key)
  2827. {
  2828. struct iwl_priv *priv = hw->priv;
  2829. const u8 *addr;
  2830. int ret = 0;
  2831. u8 sta_id = IWL_INVALID_STATION;
  2832. u8 static_key;
  2833. IWL_DEBUG_MAC80211(priv, "enter\n");
  2834. if (iwl3945_mod_params.sw_crypto) {
  2835. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2836. return -EOPNOTSUPP;
  2837. }
  2838. addr = sta ? sta->addr : iwl_bcast_addr;
  2839. static_key = !iwl_is_associated(priv);
  2840. if (!static_key) {
  2841. sta_id = iwl_find_station(priv, addr);
  2842. if (sta_id == IWL_INVALID_STATION) {
  2843. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2844. addr);
  2845. return -EINVAL;
  2846. }
  2847. }
  2848. mutex_lock(&priv->mutex);
  2849. iwl_scan_cancel_timeout(priv, 100);
  2850. mutex_unlock(&priv->mutex);
  2851. switch (cmd) {
  2852. case SET_KEY:
  2853. if (static_key)
  2854. ret = iwl3945_set_static_key(priv, key);
  2855. else
  2856. ret = iwl3945_set_dynamic_key(priv, key, sta_id);
  2857. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2858. break;
  2859. case DISABLE_KEY:
  2860. if (static_key)
  2861. ret = iwl3945_remove_static_key(priv);
  2862. else
  2863. ret = iwl3945_clear_sta_key_info(priv, sta_id);
  2864. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2865. break;
  2866. default:
  2867. ret = -EINVAL;
  2868. }
  2869. IWL_DEBUG_MAC80211(priv, "leave\n");
  2870. return ret;
  2871. }
  2872. /*****************************************************************************
  2873. *
  2874. * sysfs attributes
  2875. *
  2876. *****************************************************************************/
  2877. #ifdef CONFIG_IWLWIFI_DEBUG
  2878. /*
  2879. * The following adds a new attribute to the sysfs representation
  2880. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2881. * used for controlling the debug level.
  2882. *
  2883. * See the level definitions in iwl for details.
  2884. *
  2885. * The debug_level being managed using sysfs below is a per device debug
  2886. * level that is used instead of the global debug level if it (the per
  2887. * device debug level) is set.
  2888. */
  2889. static ssize_t show_debug_level(struct device *d,
  2890. struct device_attribute *attr, char *buf)
  2891. {
  2892. struct iwl_priv *priv = dev_get_drvdata(d);
  2893. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2894. }
  2895. static ssize_t store_debug_level(struct device *d,
  2896. struct device_attribute *attr,
  2897. const char *buf, size_t count)
  2898. {
  2899. struct iwl_priv *priv = dev_get_drvdata(d);
  2900. unsigned long val;
  2901. int ret;
  2902. ret = strict_strtoul(buf, 0, &val);
  2903. if (ret)
  2904. IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
  2905. else {
  2906. priv->debug_level = val;
  2907. if (iwl_alloc_traffic_mem(priv))
  2908. IWL_ERR(priv,
  2909. "Not enough memory to generate traffic log\n");
  2910. }
  2911. return strnlen(buf, count);
  2912. }
  2913. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2914. show_debug_level, store_debug_level);
  2915. #endif /* CONFIG_IWLWIFI_DEBUG */
  2916. static ssize_t show_temperature(struct device *d,
  2917. struct device_attribute *attr, char *buf)
  2918. {
  2919. struct iwl_priv *priv = dev_get_drvdata(d);
  2920. if (!iwl_is_alive(priv))
  2921. return -EAGAIN;
  2922. return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
  2923. }
  2924. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2925. static ssize_t show_tx_power(struct device *d,
  2926. struct device_attribute *attr, char *buf)
  2927. {
  2928. struct iwl_priv *priv = dev_get_drvdata(d);
  2929. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2930. }
  2931. static ssize_t store_tx_power(struct device *d,
  2932. struct device_attribute *attr,
  2933. const char *buf, size_t count)
  2934. {
  2935. struct iwl_priv *priv = dev_get_drvdata(d);
  2936. char *p = (char *)buf;
  2937. u32 val;
  2938. val = simple_strtoul(p, &p, 10);
  2939. if (p == buf)
  2940. IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
  2941. else
  2942. iwl3945_hw_reg_set_txpower(priv, val);
  2943. return count;
  2944. }
  2945. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2946. static ssize_t show_flags(struct device *d,
  2947. struct device_attribute *attr, char *buf)
  2948. {
  2949. struct iwl_priv *priv = dev_get_drvdata(d);
  2950. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2951. }
  2952. static ssize_t store_flags(struct device *d,
  2953. struct device_attribute *attr,
  2954. const char *buf, size_t count)
  2955. {
  2956. struct iwl_priv *priv = dev_get_drvdata(d);
  2957. u32 flags = simple_strtoul(buf, NULL, 0);
  2958. mutex_lock(&priv->mutex);
  2959. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2960. /* Cancel any currently running scans... */
  2961. if (iwl_scan_cancel_timeout(priv, 100))
  2962. IWL_WARN(priv, "Could not cancel scan.\n");
  2963. else {
  2964. IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
  2965. flags);
  2966. priv->staging_rxon.flags = cpu_to_le32(flags);
  2967. iwlcore_commit_rxon(priv);
  2968. }
  2969. }
  2970. mutex_unlock(&priv->mutex);
  2971. return count;
  2972. }
  2973. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2974. static ssize_t show_filter_flags(struct device *d,
  2975. struct device_attribute *attr, char *buf)
  2976. {
  2977. struct iwl_priv *priv = dev_get_drvdata(d);
  2978. return sprintf(buf, "0x%04X\n",
  2979. le32_to_cpu(priv->active_rxon.filter_flags));
  2980. }
  2981. static ssize_t store_filter_flags(struct device *d,
  2982. struct device_attribute *attr,
  2983. const char *buf, size_t count)
  2984. {
  2985. struct iwl_priv *priv = dev_get_drvdata(d);
  2986. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  2987. mutex_lock(&priv->mutex);
  2988. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2989. /* Cancel any currently running scans... */
  2990. if (iwl_scan_cancel_timeout(priv, 100))
  2991. IWL_WARN(priv, "Could not cancel scan.\n");
  2992. else {
  2993. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2994. "0x%04X\n", filter_flags);
  2995. priv->staging_rxon.filter_flags =
  2996. cpu_to_le32(filter_flags);
  2997. iwlcore_commit_rxon(priv);
  2998. }
  2999. }
  3000. mutex_unlock(&priv->mutex);
  3001. return count;
  3002. }
  3003. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  3004. store_filter_flags);
  3005. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  3006. static ssize_t show_measurement(struct device *d,
  3007. struct device_attribute *attr, char *buf)
  3008. {
  3009. struct iwl_priv *priv = dev_get_drvdata(d);
  3010. struct iwl_spectrum_notification measure_report;
  3011. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  3012. u8 *data = (u8 *)&measure_report;
  3013. unsigned long flags;
  3014. spin_lock_irqsave(&priv->lock, flags);
  3015. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  3016. spin_unlock_irqrestore(&priv->lock, flags);
  3017. return 0;
  3018. }
  3019. memcpy(&measure_report, &priv->measure_report, size);
  3020. priv->measurement_status = 0;
  3021. spin_unlock_irqrestore(&priv->lock, flags);
  3022. while (size && (PAGE_SIZE - len)) {
  3023. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3024. PAGE_SIZE - len, 1);
  3025. len = strlen(buf);
  3026. if (PAGE_SIZE - len)
  3027. buf[len++] = '\n';
  3028. ofs += 16;
  3029. size -= min(size, 16U);
  3030. }
  3031. return len;
  3032. }
  3033. static ssize_t store_measurement(struct device *d,
  3034. struct device_attribute *attr,
  3035. const char *buf, size_t count)
  3036. {
  3037. struct iwl_priv *priv = dev_get_drvdata(d);
  3038. struct ieee80211_measurement_params params = {
  3039. .channel = le16_to_cpu(priv->active_rxon.channel),
  3040. .start_time = cpu_to_le64(priv->last_tsf),
  3041. .duration = cpu_to_le16(1),
  3042. };
  3043. u8 type = IWL_MEASURE_BASIC;
  3044. u8 buffer[32];
  3045. u8 channel;
  3046. if (count) {
  3047. char *p = buffer;
  3048. strncpy(buffer, buf, min(sizeof(buffer), count));
  3049. channel = simple_strtoul(p, NULL, 0);
  3050. if (channel)
  3051. params.channel = channel;
  3052. p = buffer;
  3053. while (*p && *p != ' ')
  3054. p++;
  3055. if (*p)
  3056. type = simple_strtoul(p + 1, NULL, 0);
  3057. }
  3058. IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
  3059. "channel %d (for '%s')\n", type, params.channel, buf);
  3060. iwl3945_get_measurement(priv, &params, type);
  3061. return count;
  3062. }
  3063. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  3064. show_measurement, store_measurement);
  3065. #endif /* CONFIG_IWL3945_SPECTRUM_MEASUREMENT */
  3066. static ssize_t store_retry_rate(struct device *d,
  3067. struct device_attribute *attr,
  3068. const char *buf, size_t count)
  3069. {
  3070. struct iwl_priv *priv = dev_get_drvdata(d);
  3071. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  3072. if (priv->retry_rate <= 0)
  3073. priv->retry_rate = 1;
  3074. return count;
  3075. }
  3076. static ssize_t show_retry_rate(struct device *d,
  3077. struct device_attribute *attr, char *buf)
  3078. {
  3079. struct iwl_priv *priv = dev_get_drvdata(d);
  3080. return sprintf(buf, "%d", priv->retry_rate);
  3081. }
  3082. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  3083. store_retry_rate);
  3084. static ssize_t show_channels(struct device *d,
  3085. struct device_attribute *attr, char *buf)
  3086. {
  3087. /* all this shit doesn't belong into sysfs anyway */
  3088. return 0;
  3089. }
  3090. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  3091. static ssize_t show_statistics(struct device *d,
  3092. struct device_attribute *attr, char *buf)
  3093. {
  3094. struct iwl_priv *priv = dev_get_drvdata(d);
  3095. u32 size = sizeof(struct iwl3945_notif_statistics);
  3096. u32 len = 0, ofs = 0;
  3097. u8 *data = (u8 *)&priv->statistics_39;
  3098. int rc = 0;
  3099. if (!iwl_is_alive(priv))
  3100. return -EAGAIN;
  3101. mutex_lock(&priv->mutex);
  3102. rc = iwl_send_statistics_request(priv, CMD_SYNC, false);
  3103. mutex_unlock(&priv->mutex);
  3104. if (rc) {
  3105. len = sprintf(buf,
  3106. "Error sending statistics request: 0x%08X\n", rc);
  3107. return len;
  3108. }
  3109. while (size && (PAGE_SIZE - len)) {
  3110. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3111. PAGE_SIZE - len, 1);
  3112. len = strlen(buf);
  3113. if (PAGE_SIZE - len)
  3114. buf[len++] = '\n';
  3115. ofs += 16;
  3116. size -= min(size, 16U);
  3117. }
  3118. return len;
  3119. }
  3120. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  3121. static ssize_t show_antenna(struct device *d,
  3122. struct device_attribute *attr, char *buf)
  3123. {
  3124. struct iwl_priv *priv = dev_get_drvdata(d);
  3125. if (!iwl_is_alive(priv))
  3126. return -EAGAIN;
  3127. return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
  3128. }
  3129. static ssize_t store_antenna(struct device *d,
  3130. struct device_attribute *attr,
  3131. const char *buf, size_t count)
  3132. {
  3133. struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
  3134. int ant;
  3135. if (count == 0)
  3136. return 0;
  3137. if (sscanf(buf, "%1i", &ant) != 1) {
  3138. IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
  3139. return count;
  3140. }
  3141. if ((ant >= 0) && (ant <= 2)) {
  3142. IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
  3143. iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
  3144. } else
  3145. IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
  3146. return count;
  3147. }
  3148. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
  3149. static ssize_t show_status(struct device *d,
  3150. struct device_attribute *attr, char *buf)
  3151. {
  3152. struct iwl_priv *priv = dev_get_drvdata(d);
  3153. if (!iwl_is_alive(priv))
  3154. return -EAGAIN;
  3155. return sprintf(buf, "0x%08x\n", (int)priv->status);
  3156. }
  3157. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  3158. static ssize_t dump_error_log(struct device *d,
  3159. struct device_attribute *attr,
  3160. const char *buf, size_t count)
  3161. {
  3162. struct iwl_priv *priv = dev_get_drvdata(d);
  3163. char *p = (char *)buf;
  3164. if (p[0] == '1')
  3165. iwl3945_dump_nic_error_log(priv);
  3166. return strnlen(buf, count);
  3167. }
  3168. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  3169. /*****************************************************************************
  3170. *
  3171. * driver setup and tear down
  3172. *
  3173. *****************************************************************************/
  3174. static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
  3175. {
  3176. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  3177. init_waitqueue_head(&priv->wait_command_queue);
  3178. INIT_WORK(&priv->up, iwl3945_bg_up);
  3179. INIT_WORK(&priv->restart, iwl3945_bg_restart);
  3180. INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
  3181. INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
  3182. INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
  3183. INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
  3184. INIT_DELAYED_WORK(&priv->rfkill_poll, iwl3945_rfkill_poll);
  3185. INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
  3186. INIT_WORK(&priv->request_scan, iwl3945_bg_request_scan);
  3187. INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
  3188. INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
  3189. iwl3945_hw_setup_deferred_work(priv);
  3190. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  3191. iwl3945_irq_tasklet, (unsigned long)priv);
  3192. }
  3193. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
  3194. {
  3195. iwl3945_hw_cancel_deferred_work(priv);
  3196. cancel_delayed_work_sync(&priv->init_alive_start);
  3197. cancel_delayed_work(&priv->scan_check);
  3198. cancel_delayed_work(&priv->alive_start);
  3199. cancel_work_sync(&priv->beacon_update);
  3200. }
  3201. static struct attribute *iwl3945_sysfs_entries[] = {
  3202. &dev_attr_antenna.attr,
  3203. &dev_attr_channels.attr,
  3204. &dev_attr_dump_errors.attr,
  3205. &dev_attr_flags.attr,
  3206. &dev_attr_filter_flags.attr,
  3207. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  3208. &dev_attr_measurement.attr,
  3209. #endif
  3210. &dev_attr_retry_rate.attr,
  3211. &dev_attr_statistics.attr,
  3212. &dev_attr_status.attr,
  3213. &dev_attr_temperature.attr,
  3214. &dev_attr_tx_power.attr,
  3215. #ifdef CONFIG_IWLWIFI_DEBUG
  3216. &dev_attr_debug_level.attr,
  3217. #endif
  3218. NULL
  3219. };
  3220. static struct attribute_group iwl3945_attribute_group = {
  3221. .name = NULL, /* put in device directory */
  3222. .attrs = iwl3945_sysfs_entries,
  3223. };
  3224. static struct ieee80211_ops iwl3945_hw_ops = {
  3225. .tx = iwl3945_mac_tx,
  3226. .start = iwl3945_mac_start,
  3227. .stop = iwl3945_mac_stop,
  3228. .add_interface = iwl_mac_add_interface,
  3229. .remove_interface = iwl_mac_remove_interface,
  3230. .config = iwl_mac_config,
  3231. .configure_filter = iwl_configure_filter,
  3232. .set_key = iwl3945_mac_set_key,
  3233. .get_tx_stats = iwl_mac_get_tx_stats,
  3234. .conf_tx = iwl_mac_conf_tx,
  3235. .reset_tsf = iwl_mac_reset_tsf,
  3236. .bss_info_changed = iwl_bss_info_changed,
  3237. .hw_scan = iwl_mac_hw_scan
  3238. };
  3239. static int iwl3945_init_drv(struct iwl_priv *priv)
  3240. {
  3241. int ret;
  3242. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3243. priv->retry_rate = 1;
  3244. priv->ibss_beacon = NULL;
  3245. spin_lock_init(&priv->sta_lock);
  3246. spin_lock_init(&priv->hcmd_lock);
  3247. INIT_LIST_HEAD(&priv->free_frames);
  3248. mutex_init(&priv->mutex);
  3249. /* Clear the driver's (not device's) station table */
  3250. iwl_clear_stations_table(priv);
  3251. priv->ieee_channels = NULL;
  3252. priv->ieee_rates = NULL;
  3253. priv->band = IEEE80211_BAND_2GHZ;
  3254. priv->iw_mode = NL80211_IFTYPE_STATION;
  3255. iwl_reset_qos(priv);
  3256. priv->qos_data.qos_active = 0;
  3257. priv->qos_data.qos_cap.val = 0;
  3258. priv->rates_mask = IWL_RATES_MASK;
  3259. priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
  3260. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  3261. IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
  3262. eeprom->version);
  3263. ret = -EINVAL;
  3264. goto err;
  3265. }
  3266. ret = iwl_init_channel_map(priv);
  3267. if (ret) {
  3268. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  3269. goto err;
  3270. }
  3271. /* Set up txpower settings in driver for all channels */
  3272. if (iwl3945_txpower_set_from_eeprom(priv)) {
  3273. ret = -EIO;
  3274. goto err_free_channel_map;
  3275. }
  3276. ret = iwlcore_init_geos(priv);
  3277. if (ret) {
  3278. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  3279. goto err_free_channel_map;
  3280. }
  3281. iwl3945_init_hw_rates(priv, priv->ieee_rates);
  3282. return 0;
  3283. err_free_channel_map:
  3284. iwl_free_channel_map(priv);
  3285. err:
  3286. return ret;
  3287. }
  3288. static int iwl3945_setup_mac(struct iwl_priv *priv)
  3289. {
  3290. int ret;
  3291. struct ieee80211_hw *hw = priv->hw;
  3292. hw->rate_control_algorithm = "iwl-3945-rs";
  3293. hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
  3294. /* Tell mac80211 our characteristics */
  3295. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  3296. IEEE80211_HW_NOISE_DBM |
  3297. IEEE80211_HW_SPECTRUM_MGMT;
  3298. if (!priv->cfg->broken_powersave)
  3299. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  3300. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  3301. hw->wiphy->interface_modes =
  3302. BIT(NL80211_IFTYPE_STATION) |
  3303. BIT(NL80211_IFTYPE_ADHOC);
  3304. hw->wiphy->flags |= WIPHY_FLAG_STRICT_REGULATORY |
  3305. WIPHY_FLAG_DISABLE_BEACON_HINTS;
  3306. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
  3307. /* we create the 802.11 header and a zero-length SSID element */
  3308. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  3309. /* Default value; 4 EDCA QOS priorities */
  3310. hw->queues = 4;
  3311. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  3312. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  3313. &priv->bands[IEEE80211_BAND_2GHZ];
  3314. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  3315. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  3316. &priv->bands[IEEE80211_BAND_5GHZ];
  3317. ret = ieee80211_register_hw(priv->hw);
  3318. if (ret) {
  3319. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  3320. return ret;
  3321. }
  3322. priv->mac80211_registered = 1;
  3323. return 0;
  3324. }
  3325. static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3326. {
  3327. int err = 0;
  3328. struct iwl_priv *priv;
  3329. struct ieee80211_hw *hw;
  3330. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3331. struct iwl3945_eeprom *eeprom;
  3332. unsigned long flags;
  3333. /***********************
  3334. * 1. Allocating HW data
  3335. * ********************/
  3336. /* mac80211 allocates memory for this device instance, including
  3337. * space for this driver's private structure */
  3338. hw = iwl_alloc_all(cfg, &iwl3945_hw_ops);
  3339. if (hw == NULL) {
  3340. printk(KERN_ERR DRV_NAME "Can not allocate network device\n");
  3341. err = -ENOMEM;
  3342. goto out;
  3343. }
  3344. priv = hw->priv;
  3345. SET_IEEE80211_DEV(hw, &pdev->dev);
  3346. /*
  3347. * Disabling hardware scan means that mac80211 will perform scans
  3348. * "the hard way", rather than using device's scan.
  3349. */
  3350. if (iwl3945_mod_params.disable_hw_scan) {
  3351. IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
  3352. iwl3945_hw_ops.hw_scan = NULL;
  3353. }
  3354. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3355. priv->cfg = cfg;
  3356. priv->pci_dev = pdev;
  3357. priv->inta_mask = CSR_INI_SET_MASK;
  3358. #ifdef CONFIG_IWLWIFI_DEBUG
  3359. atomic_set(&priv->restrict_refcnt, 0);
  3360. #endif
  3361. if (iwl_alloc_traffic_mem(priv))
  3362. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  3363. /***************************
  3364. * 2. Initializing PCI bus
  3365. * *************************/
  3366. if (pci_enable_device(pdev)) {
  3367. err = -ENODEV;
  3368. goto out_ieee80211_free_hw;
  3369. }
  3370. pci_set_master(pdev);
  3371. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3372. if (!err)
  3373. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3374. if (err) {
  3375. IWL_WARN(priv, "No suitable DMA available.\n");
  3376. goto out_pci_disable_device;
  3377. }
  3378. pci_set_drvdata(pdev, priv);
  3379. err = pci_request_regions(pdev, DRV_NAME);
  3380. if (err)
  3381. goto out_pci_disable_device;
  3382. /***********************
  3383. * 3. Read REV Register
  3384. * ********************/
  3385. priv->hw_base = pci_iomap(pdev, 0, 0);
  3386. if (!priv->hw_base) {
  3387. err = -ENODEV;
  3388. goto out_pci_release_regions;
  3389. }
  3390. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3391. (unsigned long long) pci_resource_len(pdev, 0));
  3392. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3393. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3394. * PCI Tx retries from interfering with C3 CPU state */
  3395. pci_write_config_byte(pdev, 0x41, 0x00);
  3396. /* these spin locks will be used in apm_ops.init and EEPROM access
  3397. * we should init now
  3398. */
  3399. spin_lock_init(&priv->reg_lock);
  3400. spin_lock_init(&priv->lock);
  3401. /***********************
  3402. * 4. Read EEPROM
  3403. * ********************/
  3404. /* Read the EEPROM */
  3405. err = iwl_eeprom_init(priv);
  3406. if (err) {
  3407. IWL_ERR(priv, "Unable to init EEPROM\n");
  3408. goto out_iounmap;
  3409. }
  3410. /* MAC Address location in EEPROM same for 3945/4965 */
  3411. eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3412. memcpy(priv->mac_addr, eeprom->mac_address, ETH_ALEN);
  3413. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  3414. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3415. /***********************
  3416. * 5. Setup HW Constants
  3417. * ********************/
  3418. /* Device-specific setup */
  3419. if (iwl3945_hw_set_hw_params(priv)) {
  3420. IWL_ERR(priv, "failed to set hw settings\n");
  3421. goto out_eeprom_free;
  3422. }
  3423. /***********************
  3424. * 6. Setup priv
  3425. * ********************/
  3426. err = iwl3945_init_drv(priv);
  3427. if (err) {
  3428. IWL_ERR(priv, "initializing driver failed\n");
  3429. goto out_unset_hw_params;
  3430. }
  3431. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
  3432. priv->cfg->name);
  3433. /***********************
  3434. * 7. Setup Services
  3435. * ********************/
  3436. spin_lock_irqsave(&priv->lock, flags);
  3437. iwl_disable_interrupts(priv);
  3438. spin_unlock_irqrestore(&priv->lock, flags);
  3439. pci_enable_msi(priv->pci_dev);
  3440. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  3441. IRQF_SHARED, DRV_NAME, priv);
  3442. if (err) {
  3443. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3444. goto out_disable_msi;
  3445. }
  3446. err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3447. if (err) {
  3448. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3449. goto out_release_irq;
  3450. }
  3451. iwl_set_rxon_channel(priv,
  3452. &priv->bands[IEEE80211_BAND_2GHZ].channels[5]);
  3453. iwl3945_setup_deferred_work(priv);
  3454. iwl3945_setup_rx_handlers(priv);
  3455. iwl_power_initialize(priv);
  3456. /*********************************
  3457. * 8. Setup and Register mac80211
  3458. * *******************************/
  3459. iwl_enable_interrupts(priv);
  3460. err = iwl3945_setup_mac(priv);
  3461. if (err)
  3462. goto out_remove_sysfs;
  3463. err = iwl_dbgfs_register(priv, DRV_NAME);
  3464. if (err)
  3465. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  3466. /* Start monitoring the killswitch */
  3467. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  3468. 2 * HZ);
  3469. return 0;
  3470. out_remove_sysfs:
  3471. destroy_workqueue(priv->workqueue);
  3472. priv->workqueue = NULL;
  3473. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3474. out_release_irq:
  3475. free_irq(priv->pci_dev->irq, priv);
  3476. out_disable_msi:
  3477. pci_disable_msi(priv->pci_dev);
  3478. iwlcore_free_geos(priv);
  3479. iwl_free_channel_map(priv);
  3480. out_unset_hw_params:
  3481. iwl3945_unset_hw_params(priv);
  3482. out_eeprom_free:
  3483. iwl_eeprom_free(priv);
  3484. out_iounmap:
  3485. pci_iounmap(pdev, priv->hw_base);
  3486. out_pci_release_regions:
  3487. pci_release_regions(pdev);
  3488. out_pci_disable_device:
  3489. pci_set_drvdata(pdev, NULL);
  3490. pci_disable_device(pdev);
  3491. out_ieee80211_free_hw:
  3492. iwl_free_traffic_mem(priv);
  3493. ieee80211_free_hw(priv->hw);
  3494. out:
  3495. return err;
  3496. }
  3497. static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
  3498. {
  3499. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3500. unsigned long flags;
  3501. if (!priv)
  3502. return;
  3503. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3504. iwl_dbgfs_unregister(priv);
  3505. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3506. if (priv->mac80211_registered) {
  3507. ieee80211_unregister_hw(priv->hw);
  3508. priv->mac80211_registered = 0;
  3509. } else {
  3510. iwl3945_down(priv);
  3511. }
  3512. /*
  3513. * Make sure device is reset to low power before unloading driver.
  3514. * This may be redundant with iwl_down(), but there are paths to
  3515. * run iwl_down() without calling apm_ops.stop(), and there are
  3516. * paths to avoid running iwl_down() at all before leaving driver.
  3517. * This (inexpensive) call *makes sure* device is reset.
  3518. */
  3519. priv->cfg->ops->lib->apm_ops.stop(priv);
  3520. /* make sure we flush any pending irq or
  3521. * tasklet for the driver
  3522. */
  3523. spin_lock_irqsave(&priv->lock, flags);
  3524. iwl_disable_interrupts(priv);
  3525. spin_unlock_irqrestore(&priv->lock, flags);
  3526. iwl_synchronize_irq(priv);
  3527. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3528. cancel_delayed_work_sync(&priv->rfkill_poll);
  3529. iwl3945_dealloc_ucode_pci(priv);
  3530. if (priv->rxq.bd)
  3531. iwl3945_rx_queue_free(priv, &priv->rxq);
  3532. iwl3945_hw_txq_ctx_free(priv);
  3533. iwl3945_unset_hw_params(priv);
  3534. iwl_clear_stations_table(priv);
  3535. /*netif_stop_queue(dev); */
  3536. flush_workqueue(priv->workqueue);
  3537. /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
  3538. * priv->workqueue... so we can't take down the workqueue
  3539. * until now... */
  3540. destroy_workqueue(priv->workqueue);
  3541. priv->workqueue = NULL;
  3542. iwl_free_traffic_mem(priv);
  3543. free_irq(pdev->irq, priv);
  3544. pci_disable_msi(pdev);
  3545. pci_iounmap(pdev, priv->hw_base);
  3546. pci_release_regions(pdev);
  3547. pci_disable_device(pdev);
  3548. pci_set_drvdata(pdev, NULL);
  3549. iwl_free_channel_map(priv);
  3550. iwlcore_free_geos(priv);
  3551. kfree(priv->scan);
  3552. if (priv->ibss_beacon)
  3553. dev_kfree_skb(priv->ibss_beacon);
  3554. ieee80211_free_hw(priv->hw);
  3555. }
  3556. /*****************************************************************************
  3557. *
  3558. * driver and module entry point
  3559. *
  3560. *****************************************************************************/
  3561. static struct pci_driver iwl3945_driver = {
  3562. .name = DRV_NAME,
  3563. .id_table = iwl3945_hw_card_ids,
  3564. .probe = iwl3945_pci_probe,
  3565. .remove = __devexit_p(iwl3945_pci_remove),
  3566. #ifdef CONFIG_PM
  3567. .suspend = iwl_pci_suspend,
  3568. .resume = iwl_pci_resume,
  3569. #endif
  3570. };
  3571. static int __init iwl3945_init(void)
  3572. {
  3573. int ret;
  3574. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3575. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3576. ret = iwl3945_rate_control_register();
  3577. if (ret) {
  3578. printk(KERN_ERR DRV_NAME
  3579. "Unable to register rate control algorithm: %d\n", ret);
  3580. return ret;
  3581. }
  3582. ret = pci_register_driver(&iwl3945_driver);
  3583. if (ret) {
  3584. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3585. goto error_register;
  3586. }
  3587. return ret;
  3588. error_register:
  3589. iwl3945_rate_control_unregister();
  3590. return ret;
  3591. }
  3592. static void __exit iwl3945_exit(void)
  3593. {
  3594. pci_unregister_driver(&iwl3945_driver);
  3595. iwl3945_rate_control_unregister();
  3596. }
  3597. MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
  3598. module_param_named(antenna, iwl3945_mod_params.antenna, int, S_IRUGO);
  3599. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  3600. module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, S_IRUGO);
  3601. MODULE_PARM_DESC(swcrypto,
  3602. "using software crypto (default 1 [software])\n");
  3603. #ifdef CONFIG_IWLWIFI_DEBUG
  3604. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3605. MODULE_PARM_DESC(debug, "debug output mask");
  3606. #endif
  3607. module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan,
  3608. int, S_IRUGO);
  3609. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  3610. module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, S_IRUGO);
  3611. MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
  3612. module_exit(iwl3945_exit);
  3613. module_init(iwl3945_init);