cmdresp.c 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764
  1. /**
  2. * This file contains the handling of command
  3. * responses as well as events generated by firmware.
  4. */
  5. #include <linux/delay.h>
  6. #include <linux/if_arp.h>
  7. #include <linux/netdevice.h>
  8. #include <net/iw_handler.h>
  9. #include "host.h"
  10. #include "decl.h"
  11. #include "defs.h"
  12. #include "dev.h"
  13. #include "join.h"
  14. #include "wext.h"
  15. /**
  16. * @brief This function handles disconnect event. it
  17. * reports disconnect to upper layer, clean tx/rx packets,
  18. * reset link state etc.
  19. *
  20. * @param priv A pointer to struct lbs_private structure
  21. * @return n/a
  22. */
  23. void lbs_mac_event_disconnected(struct lbs_private *priv)
  24. {
  25. union iwreq_data wrqu;
  26. if (priv->connect_status != LBS_CONNECTED)
  27. return;
  28. lbs_deb_enter(LBS_DEB_ASSOC);
  29. memset(wrqu.ap_addr.sa_data, 0x00, ETH_ALEN);
  30. wrqu.ap_addr.sa_family = ARPHRD_ETHER;
  31. /*
  32. * Cisco AP sends EAP failure and de-auth in less than 0.5 ms.
  33. * It causes problem in the Supplicant
  34. */
  35. msleep_interruptible(1000);
  36. wireless_send_event(priv->dev, SIOCGIWAP, &wrqu, NULL);
  37. /* report disconnect to upper layer */
  38. netif_stop_queue(priv->dev);
  39. netif_carrier_off(priv->dev);
  40. /* Free Tx and Rx packets */
  41. kfree_skb(priv->currenttxskb);
  42. priv->currenttxskb = NULL;
  43. priv->tx_pending_len = 0;
  44. /* reset SNR/NF/RSSI values */
  45. memset(priv->SNR, 0x00, sizeof(priv->SNR));
  46. memset(priv->NF, 0x00, sizeof(priv->NF));
  47. memset(priv->RSSI, 0x00, sizeof(priv->RSSI));
  48. memset(priv->rawSNR, 0x00, sizeof(priv->rawSNR));
  49. memset(priv->rawNF, 0x00, sizeof(priv->rawNF));
  50. priv->nextSNRNF = 0;
  51. priv->numSNRNF = 0;
  52. priv->connect_status = LBS_DISCONNECTED;
  53. /* Clear out associated SSID and BSSID since connection is
  54. * no longer valid.
  55. */
  56. memset(&priv->curbssparams.bssid, 0, ETH_ALEN);
  57. memset(&priv->curbssparams.ssid, 0, IW_ESSID_MAX_SIZE);
  58. priv->curbssparams.ssid_len = 0;
  59. if (priv->psstate != PS_STATE_FULL_POWER) {
  60. /* make firmware to exit PS mode */
  61. lbs_deb_cmd("disconnected, so exit PS mode\n");
  62. lbs_ps_wakeup(priv, 0);
  63. }
  64. lbs_deb_leave(LBS_DEB_ASSOC);
  65. }
  66. /**
  67. * @brief This function handles MIC failure event.
  68. *
  69. * @param priv A pointer to struct lbs_private structure
  70. * @para event the event id
  71. * @return n/a
  72. */
  73. static void handle_mic_failureevent(struct lbs_private *priv, u32 event)
  74. {
  75. char buf[50];
  76. lbs_deb_enter(LBS_DEB_CMD);
  77. memset(buf, 0, sizeof(buf));
  78. sprintf(buf, "%s", "MLME-MICHAELMICFAILURE.indication ");
  79. if (event == MACREG_INT_CODE_MIC_ERR_UNICAST) {
  80. strcat(buf, "unicast ");
  81. } else {
  82. strcat(buf, "multicast ");
  83. }
  84. lbs_send_iwevcustom_event(priv, buf);
  85. lbs_deb_leave(LBS_DEB_CMD);
  86. }
  87. static int lbs_ret_reg_access(struct lbs_private *priv,
  88. u16 type, struct cmd_ds_command *resp)
  89. {
  90. int ret = 0;
  91. lbs_deb_enter(LBS_DEB_CMD);
  92. switch (type) {
  93. case CMD_RET(CMD_MAC_REG_ACCESS):
  94. {
  95. struct cmd_ds_mac_reg_access *reg = &resp->params.macreg;
  96. priv->offsetvalue.offset = (u32)le16_to_cpu(reg->offset);
  97. priv->offsetvalue.value = le32_to_cpu(reg->value);
  98. break;
  99. }
  100. case CMD_RET(CMD_BBP_REG_ACCESS):
  101. {
  102. struct cmd_ds_bbp_reg_access *reg = &resp->params.bbpreg;
  103. priv->offsetvalue.offset = (u32)le16_to_cpu(reg->offset);
  104. priv->offsetvalue.value = reg->value;
  105. break;
  106. }
  107. case CMD_RET(CMD_RF_REG_ACCESS):
  108. {
  109. struct cmd_ds_rf_reg_access *reg = &resp->params.rfreg;
  110. priv->offsetvalue.offset = (u32)le16_to_cpu(reg->offset);
  111. priv->offsetvalue.value = reg->value;
  112. break;
  113. }
  114. default:
  115. ret = -1;
  116. }
  117. lbs_deb_leave_args(LBS_DEB_CMD, "ret %d", ret);
  118. return ret;
  119. }
  120. static int lbs_ret_802_11_snmp_mib(struct lbs_private *priv,
  121. struct cmd_ds_command *resp)
  122. {
  123. struct cmd_ds_802_11_snmp_mib *smib = &resp->params.smib;
  124. u16 oid = le16_to_cpu(smib->oid);
  125. u16 querytype = le16_to_cpu(smib->querytype);
  126. lbs_deb_enter(LBS_DEB_CMD);
  127. lbs_deb_cmd("SNMP_RESP: oid 0x%x, querytype 0x%x\n", oid,
  128. querytype);
  129. lbs_deb_cmd("SNMP_RESP: Buf size %d\n", le16_to_cpu(smib->bufsize));
  130. if (querytype == CMD_ACT_GET) {
  131. switch (oid) {
  132. case FRAGTHRESH_I:
  133. priv->fragthsd =
  134. le16_to_cpu(*((__le16 *)(smib->value)));
  135. lbs_deb_cmd("SNMP_RESP: frag threshold %u\n",
  136. priv->fragthsd);
  137. break;
  138. case RTSTHRESH_I:
  139. priv->rtsthsd =
  140. le16_to_cpu(*((__le16 *)(smib->value)));
  141. lbs_deb_cmd("SNMP_RESP: rts threshold %u\n",
  142. priv->rtsthsd);
  143. break;
  144. case SHORT_RETRYLIM_I:
  145. priv->txretrycount =
  146. le16_to_cpu(*((__le16 *)(smib->value)));
  147. lbs_deb_cmd("SNMP_RESP: tx retry count %u\n",
  148. priv->rtsthsd);
  149. break;
  150. default:
  151. break;
  152. }
  153. }
  154. lbs_deb_enter(LBS_DEB_CMD);
  155. return 0;
  156. }
  157. static int lbs_ret_802_11_mac_address(struct lbs_private *priv,
  158. struct cmd_ds_command *resp)
  159. {
  160. struct cmd_ds_802_11_mac_address *macadd = &resp->params.macadd;
  161. lbs_deb_enter(LBS_DEB_CMD);
  162. memcpy(priv->current_addr, macadd->macadd, ETH_ALEN);
  163. lbs_deb_enter(LBS_DEB_CMD);
  164. return 0;
  165. }
  166. static int lbs_ret_802_11_rf_tx_power(struct lbs_private *priv,
  167. struct cmd_ds_command *resp)
  168. {
  169. struct cmd_ds_802_11_rf_tx_power *rtp = &resp->params.txp;
  170. lbs_deb_enter(LBS_DEB_CMD);
  171. priv->txpowerlevel = le16_to_cpu(rtp->currentlevel);
  172. lbs_deb_cmd("TX power currently %d\n", priv->txpowerlevel);
  173. lbs_deb_leave(LBS_DEB_CMD);
  174. return 0;
  175. }
  176. static int lbs_ret_802_11_rate_adapt_rateset(struct lbs_private *priv,
  177. struct cmd_ds_command *resp)
  178. {
  179. struct cmd_ds_802_11_rate_adapt_rateset *rates = &resp->params.rateset;
  180. lbs_deb_enter(LBS_DEB_CMD);
  181. if (rates->action == CMD_ACT_GET) {
  182. priv->enablehwauto = le16_to_cpu(rates->enablehwauto);
  183. priv->ratebitmap = le16_to_cpu(rates->bitmap);
  184. }
  185. lbs_deb_leave(LBS_DEB_CMD);
  186. return 0;
  187. }
  188. static int lbs_ret_802_11_rssi(struct lbs_private *priv,
  189. struct cmd_ds_command *resp)
  190. {
  191. struct cmd_ds_802_11_rssi_rsp *rssirsp = &resp->params.rssirsp;
  192. lbs_deb_enter(LBS_DEB_CMD);
  193. /* store the non average value */
  194. priv->SNR[TYPE_BEACON][TYPE_NOAVG] = le16_to_cpu(rssirsp->SNR);
  195. priv->NF[TYPE_BEACON][TYPE_NOAVG] = le16_to_cpu(rssirsp->noisefloor);
  196. priv->SNR[TYPE_BEACON][TYPE_AVG] = le16_to_cpu(rssirsp->avgSNR);
  197. priv->NF[TYPE_BEACON][TYPE_AVG] = le16_to_cpu(rssirsp->avgnoisefloor);
  198. priv->RSSI[TYPE_BEACON][TYPE_NOAVG] =
  199. CAL_RSSI(priv->SNR[TYPE_BEACON][TYPE_NOAVG],
  200. priv->NF[TYPE_BEACON][TYPE_NOAVG]);
  201. priv->RSSI[TYPE_BEACON][TYPE_AVG] =
  202. CAL_RSSI(priv->SNR[TYPE_BEACON][TYPE_AVG] / AVG_SCALE,
  203. priv->NF[TYPE_BEACON][TYPE_AVG] / AVG_SCALE);
  204. lbs_deb_cmd("RSSI: beacon %d, avg %d\n",
  205. priv->RSSI[TYPE_BEACON][TYPE_NOAVG],
  206. priv->RSSI[TYPE_BEACON][TYPE_AVG]);
  207. lbs_deb_leave(LBS_DEB_CMD);
  208. return 0;
  209. }
  210. static int lbs_ret_802_11_eeprom_access(struct lbs_private *priv,
  211. struct cmd_ds_command *resp)
  212. {
  213. struct lbs_ioctl_regrdwr *pbuf;
  214. pbuf = (struct lbs_ioctl_regrdwr *) priv->prdeeprom;
  215. lbs_deb_enter_args(LBS_DEB_CMD, "len %d",
  216. le16_to_cpu(resp->params.rdeeprom.bytecount));
  217. if (pbuf->NOB < le16_to_cpu(resp->params.rdeeprom.bytecount)) {
  218. pbuf->NOB = 0;
  219. lbs_deb_cmd("EEPROM read length too big\n");
  220. return -1;
  221. }
  222. pbuf->NOB = le16_to_cpu(resp->params.rdeeprom.bytecount);
  223. if (pbuf->NOB > 0) {
  224. memcpy(&pbuf->value, (u8 *) & resp->params.rdeeprom.value,
  225. le16_to_cpu(resp->params.rdeeprom.bytecount));
  226. lbs_deb_hex(LBS_DEB_CMD, "EEPROM", (char *)&pbuf->value,
  227. le16_to_cpu(resp->params.rdeeprom.bytecount));
  228. }
  229. lbs_deb_leave(LBS_DEB_CMD);
  230. return 0;
  231. }
  232. static int lbs_ret_802_11_bcn_ctrl(struct lbs_private * priv,
  233. struct cmd_ds_command *resp)
  234. {
  235. struct cmd_ds_802_11_beacon_control *bcn_ctrl =
  236. &resp->params.bcn_ctrl;
  237. lbs_deb_enter(LBS_DEB_CMD);
  238. if (bcn_ctrl->action == CMD_ACT_GET) {
  239. priv->beacon_enable = (u8) le16_to_cpu(bcn_ctrl->beacon_enable);
  240. priv->beacon_period = le16_to_cpu(bcn_ctrl->beacon_period);
  241. }
  242. lbs_deb_enter(LBS_DEB_CMD);
  243. return 0;
  244. }
  245. static inline int handle_cmd_response(struct lbs_private *priv,
  246. struct cmd_header *cmd_response)
  247. {
  248. struct cmd_ds_command *resp = (struct cmd_ds_command *) cmd_response;
  249. int ret = 0;
  250. unsigned long flags;
  251. uint16_t respcmd = le16_to_cpu(resp->command);
  252. lbs_deb_enter(LBS_DEB_HOST);
  253. switch (respcmd) {
  254. case CMD_RET(CMD_MAC_REG_ACCESS):
  255. case CMD_RET(CMD_BBP_REG_ACCESS):
  256. case CMD_RET(CMD_RF_REG_ACCESS):
  257. ret = lbs_ret_reg_access(priv, respcmd, resp);
  258. break;
  259. case CMD_RET_802_11_ASSOCIATE:
  260. case CMD_RET(CMD_802_11_ASSOCIATE):
  261. case CMD_RET(CMD_802_11_REASSOCIATE):
  262. ret = lbs_ret_80211_associate(priv, resp);
  263. break;
  264. case CMD_RET(CMD_802_11_DISASSOCIATE):
  265. case CMD_RET(CMD_802_11_DEAUTHENTICATE):
  266. ret = lbs_ret_80211_disassociate(priv);
  267. break;
  268. case CMD_RET(CMD_802_11_AD_HOC_START):
  269. case CMD_RET(CMD_802_11_AD_HOC_JOIN):
  270. ret = lbs_ret_80211_ad_hoc_start(priv, resp);
  271. break;
  272. case CMD_RET(CMD_802_11_SNMP_MIB):
  273. ret = lbs_ret_802_11_snmp_mib(priv, resp);
  274. break;
  275. case CMD_RET(CMD_802_11_RF_TX_POWER):
  276. ret = lbs_ret_802_11_rf_tx_power(priv, resp);
  277. break;
  278. case CMD_RET(CMD_802_11_SET_AFC):
  279. case CMD_RET(CMD_802_11_GET_AFC):
  280. spin_lock_irqsave(&priv->driver_lock, flags);
  281. memmove((void *)priv->cur_cmd->callback_arg, &resp->params.afc,
  282. sizeof(struct cmd_ds_802_11_afc));
  283. spin_unlock_irqrestore(&priv->driver_lock, flags);
  284. break;
  285. case CMD_RET(CMD_MAC_MULTICAST_ADR):
  286. case CMD_RET(CMD_802_11_RESET):
  287. case CMD_RET(CMD_802_11_AUTHENTICATE):
  288. case CMD_RET(CMD_802_11_BEACON_STOP):
  289. break;
  290. case CMD_RET(CMD_802_11_RATE_ADAPT_RATESET):
  291. ret = lbs_ret_802_11_rate_adapt_rateset(priv, resp);
  292. break;
  293. case CMD_RET(CMD_802_11_RSSI):
  294. ret = lbs_ret_802_11_rssi(priv, resp);
  295. break;
  296. case CMD_RET(CMD_802_11_MAC_ADDRESS):
  297. ret = lbs_ret_802_11_mac_address(priv, resp);
  298. break;
  299. case CMD_RET(CMD_802_11_AD_HOC_STOP):
  300. ret = lbs_ret_80211_ad_hoc_stop(priv);
  301. break;
  302. case CMD_RET(CMD_802_11_EEPROM_ACCESS):
  303. ret = lbs_ret_802_11_eeprom_access(priv, resp);
  304. break;
  305. case CMD_RET(CMD_802_11D_DOMAIN_INFO):
  306. ret = lbs_ret_802_11d_domain_info(resp);
  307. break;
  308. case CMD_RET(CMD_802_11_TPC_CFG):
  309. spin_lock_irqsave(&priv->driver_lock, flags);
  310. memmove((void *)priv->cur_cmd->callback_arg, &resp->params.tpccfg,
  311. sizeof(struct cmd_ds_802_11_tpc_cfg));
  312. spin_unlock_irqrestore(&priv->driver_lock, flags);
  313. break;
  314. case CMD_RET(CMD_802_11_LED_GPIO_CTRL):
  315. spin_lock_irqsave(&priv->driver_lock, flags);
  316. memmove((void *)priv->cur_cmd->callback_arg, &resp->params.ledgpio,
  317. sizeof(struct cmd_ds_802_11_led_ctrl));
  318. spin_unlock_irqrestore(&priv->driver_lock, flags);
  319. break;
  320. case CMD_RET(CMD_802_11_PWR_CFG):
  321. spin_lock_irqsave(&priv->driver_lock, flags);
  322. memmove((void *)priv->cur_cmd->callback_arg, &resp->params.pwrcfg,
  323. sizeof(struct cmd_ds_802_11_pwr_cfg));
  324. spin_unlock_irqrestore(&priv->driver_lock, flags);
  325. break;
  326. case CMD_RET(CMD_GET_TSF):
  327. spin_lock_irqsave(&priv->driver_lock, flags);
  328. memcpy((void *)priv->cur_cmd->callback_arg,
  329. &resp->params.gettsf.tsfvalue, sizeof(u64));
  330. spin_unlock_irqrestore(&priv->driver_lock, flags);
  331. break;
  332. case CMD_RET(CMD_BT_ACCESS):
  333. spin_lock_irqsave(&priv->driver_lock, flags);
  334. if (priv->cur_cmd->callback_arg)
  335. memcpy((void *)priv->cur_cmd->callback_arg,
  336. &resp->params.bt.addr1, 2 * ETH_ALEN);
  337. spin_unlock_irqrestore(&priv->driver_lock, flags);
  338. break;
  339. case CMD_RET(CMD_FWT_ACCESS):
  340. spin_lock_irqsave(&priv->driver_lock, flags);
  341. if (priv->cur_cmd->callback_arg)
  342. memcpy((void *)priv->cur_cmd->callback_arg, &resp->params.fwt,
  343. sizeof(resp->params.fwt));
  344. spin_unlock_irqrestore(&priv->driver_lock, flags);
  345. break;
  346. case CMD_RET(CMD_802_11_BEACON_CTRL):
  347. ret = lbs_ret_802_11_bcn_ctrl(priv, resp);
  348. break;
  349. default:
  350. lbs_deb_host("CMD_RESP: unknown cmd response 0x%04x\n",
  351. le16_to_cpu(resp->command));
  352. break;
  353. }
  354. lbs_deb_leave(LBS_DEB_HOST);
  355. return ret;
  356. }
  357. int lbs_process_rx_command(struct lbs_private *priv)
  358. {
  359. uint16_t respcmd, curcmd;
  360. struct cmd_header *resp;
  361. int ret = 0;
  362. unsigned long flags;
  363. uint16_t result;
  364. lbs_deb_enter(LBS_DEB_HOST);
  365. mutex_lock(&priv->lock);
  366. spin_lock_irqsave(&priv->driver_lock, flags);
  367. if (!priv->cur_cmd) {
  368. lbs_deb_host("CMD_RESP: cur_cmd is NULL\n");
  369. ret = -1;
  370. spin_unlock_irqrestore(&priv->driver_lock, flags);
  371. goto done;
  372. }
  373. resp = (void *)priv->upld_buf;
  374. curcmd = le16_to_cpu(priv->cur_cmd->cmdbuf->command);
  375. respcmd = le16_to_cpu(resp->command);
  376. result = le16_to_cpu(resp->result);
  377. lbs_deb_cmd("CMD_RESP: response 0x%04x, seq %d, size %d, jiffies %lu\n",
  378. respcmd, le16_to_cpu(resp->seqnum), priv->upld_len, jiffies);
  379. lbs_deb_hex(LBS_DEB_CMD, "CMD_RESP", (void *) resp, priv->upld_len);
  380. if (resp->seqnum != priv->cur_cmd->cmdbuf->seqnum) {
  381. lbs_pr_info("Received CMD_RESP with invalid sequence %d (expected %d)\n",
  382. le16_to_cpu(resp->seqnum), le16_to_cpu(priv->cur_cmd->cmdbuf->seqnum));
  383. spin_unlock_irqrestore(&priv->driver_lock, flags);
  384. ret = -1;
  385. goto done;
  386. }
  387. if (respcmd != CMD_RET(curcmd) &&
  388. respcmd != CMD_RET_802_11_ASSOCIATE && curcmd != CMD_802_11_ASSOCIATE) {
  389. lbs_pr_info("Invalid CMD_RESP %x to command %x!\n", respcmd, curcmd);
  390. spin_unlock_irqrestore(&priv->driver_lock, flags);
  391. ret = -1;
  392. goto done;
  393. }
  394. if (resp->result == cpu_to_le16(0x0004)) {
  395. /* 0x0004 means -EAGAIN. Drop the response, let it time out
  396. and be resubmitted */
  397. lbs_pr_info("Firmware returns DEFER to command %x. Will let it time out...\n",
  398. le16_to_cpu(resp->command));
  399. spin_unlock_irqrestore(&priv->driver_lock, flags);
  400. ret = -1;
  401. goto done;
  402. }
  403. /* Now we got response from FW, cancel the command timer */
  404. del_timer(&priv->command_timer);
  405. priv->cmd_timed_out = 0;
  406. if (priv->nr_retries) {
  407. lbs_pr_info("Received result %x to command %x after %d retries\n",
  408. result, curcmd, priv->nr_retries);
  409. priv->nr_retries = 0;
  410. }
  411. /* Store the response code to cur_cmd_retcode. */
  412. priv->cur_cmd_retcode = result;
  413. if (respcmd == CMD_RET(CMD_802_11_PS_MODE)) {
  414. struct cmd_ds_802_11_ps_mode *psmode = (void *) &resp[1];
  415. u16 action = le16_to_cpu(psmode->action);
  416. lbs_deb_host(
  417. "CMD_RESP: PS_MODE cmd reply result 0x%x, action 0x%x\n",
  418. result, action);
  419. if (result) {
  420. lbs_deb_host("CMD_RESP: PS command failed with 0x%x\n",
  421. result);
  422. /*
  423. * We should not re-try enter-ps command in
  424. * ad-hoc mode. It takes place in
  425. * lbs_execute_next_command().
  426. */
  427. if (priv->mode == IW_MODE_ADHOC &&
  428. action == CMD_SUBCMD_ENTER_PS)
  429. priv->psmode = LBS802_11POWERMODECAM;
  430. } else if (action == CMD_SUBCMD_ENTER_PS) {
  431. priv->needtowakeup = 0;
  432. priv->psstate = PS_STATE_AWAKE;
  433. lbs_deb_host("CMD_RESP: ENTER_PS command response\n");
  434. if (priv->connect_status != LBS_CONNECTED) {
  435. /*
  436. * When Deauth Event received before Enter_PS command
  437. * response, We need to wake up the firmware.
  438. */
  439. lbs_deb_host(
  440. "disconnected, invoking lbs_ps_wakeup\n");
  441. spin_unlock_irqrestore(&priv->driver_lock, flags);
  442. mutex_unlock(&priv->lock);
  443. lbs_ps_wakeup(priv, 0);
  444. mutex_lock(&priv->lock);
  445. spin_lock_irqsave(&priv->driver_lock, flags);
  446. }
  447. } else if (action == CMD_SUBCMD_EXIT_PS) {
  448. priv->needtowakeup = 0;
  449. priv->psstate = PS_STATE_FULL_POWER;
  450. lbs_deb_host("CMD_RESP: EXIT_PS command response\n");
  451. } else {
  452. lbs_deb_host("CMD_RESP: PS action 0x%X\n", action);
  453. }
  454. lbs_complete_command(priv, priv->cur_cmd, result);
  455. spin_unlock_irqrestore(&priv->driver_lock, flags);
  456. ret = 0;
  457. goto done;
  458. }
  459. /* If the command is not successful, cleanup and return failure */
  460. if ((result != 0 || !(respcmd & 0x8000))) {
  461. lbs_deb_host("CMD_RESP: error 0x%04x in command reply 0x%04x\n",
  462. result, respcmd);
  463. /*
  464. * Handling errors here
  465. */
  466. switch (respcmd) {
  467. case CMD_RET(CMD_GET_HW_SPEC):
  468. case CMD_RET(CMD_802_11_RESET):
  469. lbs_deb_host("CMD_RESP: reset failed\n");
  470. break;
  471. }
  472. lbs_complete_command(priv, priv->cur_cmd, result);
  473. spin_unlock_irqrestore(&priv->driver_lock, flags);
  474. ret = -1;
  475. goto done;
  476. }
  477. spin_unlock_irqrestore(&priv->driver_lock, flags);
  478. if (priv->cur_cmd && priv->cur_cmd->callback) {
  479. ret = priv->cur_cmd->callback(priv, priv->cur_cmd->callback_arg,
  480. resp);
  481. } else
  482. ret = handle_cmd_response(priv, resp);
  483. spin_lock_irqsave(&priv->driver_lock, flags);
  484. if (priv->cur_cmd) {
  485. /* Clean up and Put current command back to cmdfreeq */
  486. lbs_complete_command(priv, priv->cur_cmd, result);
  487. }
  488. spin_unlock_irqrestore(&priv->driver_lock, flags);
  489. done:
  490. mutex_unlock(&priv->lock);
  491. lbs_deb_leave_args(LBS_DEB_HOST, "ret %d", ret);
  492. return ret;
  493. }
  494. static int lbs_send_confirmwake(struct lbs_private *priv)
  495. {
  496. struct cmd_header *cmd = &priv->lbs_ps_confirm_wake;
  497. int ret = 0;
  498. lbs_deb_enter(LBS_DEB_HOST);
  499. cmd->command = cpu_to_le16(CMD_802_11_WAKEUP_CONFIRM);
  500. cmd->size = cpu_to_le16(sizeof(*cmd));
  501. cmd->seqnum = cpu_to_le16(++priv->seqnum);
  502. cmd->result = 0;
  503. lbs_deb_host("SEND_WAKEC_CMD: before download\n");
  504. lbs_deb_hex(LBS_DEB_HOST, "wake confirm command", (void *)cmd, sizeof(*cmd));
  505. ret = priv->hw_host_to_card(priv, MVMS_CMD, (void *)cmd, sizeof(*cmd));
  506. if (ret)
  507. lbs_pr_alert("SEND_WAKEC_CMD: Host to Card failed for Confirm Wake\n");
  508. lbs_deb_leave_args(LBS_DEB_HOST, "ret %d", ret);
  509. return ret;
  510. }
  511. int lbs_process_event(struct lbs_private *priv)
  512. {
  513. int ret = 0;
  514. u32 eventcause;
  515. lbs_deb_enter(LBS_DEB_CMD);
  516. spin_lock_irq(&priv->driver_lock);
  517. eventcause = priv->eventcause >> SBI_EVENT_CAUSE_SHIFT;
  518. spin_unlock_irq(&priv->driver_lock);
  519. switch (eventcause) {
  520. case MACREG_INT_CODE_LINK_SENSED:
  521. lbs_deb_cmd("EVENT: link sensed\n");
  522. break;
  523. case MACREG_INT_CODE_DEAUTHENTICATED:
  524. lbs_deb_cmd("EVENT: deauthenticated\n");
  525. lbs_mac_event_disconnected(priv);
  526. break;
  527. case MACREG_INT_CODE_DISASSOCIATED:
  528. lbs_deb_cmd("EVENT: disassociated\n");
  529. lbs_mac_event_disconnected(priv);
  530. break;
  531. case MACREG_INT_CODE_LINK_LOST_NO_SCAN:
  532. lbs_deb_cmd("EVENT: link lost\n");
  533. lbs_mac_event_disconnected(priv);
  534. break;
  535. case MACREG_INT_CODE_PS_SLEEP:
  536. lbs_deb_cmd("EVENT: ps sleep\n");
  537. /* handle unexpected PS SLEEP event */
  538. if (priv->psstate == PS_STATE_FULL_POWER) {
  539. lbs_deb_cmd(
  540. "EVENT: in FULL POWER mode, ignoreing PS_SLEEP\n");
  541. break;
  542. }
  543. priv->psstate = PS_STATE_PRE_SLEEP;
  544. lbs_ps_confirm_sleep(priv);
  545. break;
  546. case MACREG_INT_CODE_HOST_AWAKE:
  547. lbs_deb_cmd("EVENT: host awake\n");
  548. lbs_send_confirmwake(priv);
  549. break;
  550. case MACREG_INT_CODE_PS_AWAKE:
  551. lbs_deb_cmd("EVENT: ps awake\n");
  552. /* handle unexpected PS AWAKE event */
  553. if (priv->psstate == PS_STATE_FULL_POWER) {
  554. lbs_deb_cmd(
  555. "EVENT: In FULL POWER mode - ignore PS AWAKE\n");
  556. break;
  557. }
  558. priv->psstate = PS_STATE_AWAKE;
  559. if (priv->needtowakeup) {
  560. /*
  561. * wait for the command processing to finish
  562. * before resuming sending
  563. * priv->needtowakeup will be set to FALSE
  564. * in lbs_ps_wakeup()
  565. */
  566. lbs_deb_cmd("waking up ...\n");
  567. lbs_ps_wakeup(priv, 0);
  568. }
  569. break;
  570. case MACREG_INT_CODE_MIC_ERR_UNICAST:
  571. lbs_deb_cmd("EVENT: UNICAST MIC ERROR\n");
  572. handle_mic_failureevent(priv, MACREG_INT_CODE_MIC_ERR_UNICAST);
  573. break;
  574. case MACREG_INT_CODE_MIC_ERR_MULTICAST:
  575. lbs_deb_cmd("EVENT: MULTICAST MIC ERROR\n");
  576. handle_mic_failureevent(priv, MACREG_INT_CODE_MIC_ERR_MULTICAST);
  577. break;
  578. case MACREG_INT_CODE_MIB_CHANGED:
  579. lbs_deb_cmd("EVENT: MIB CHANGED\n");
  580. break;
  581. case MACREG_INT_CODE_INIT_DONE:
  582. lbs_deb_cmd("EVENT: INIT DONE\n");
  583. break;
  584. case MACREG_INT_CODE_ADHOC_BCN_LOST:
  585. lbs_deb_cmd("EVENT: ADHOC beacon lost\n");
  586. break;
  587. case MACREG_INT_CODE_RSSI_LOW:
  588. lbs_pr_alert("EVENT: rssi low\n");
  589. break;
  590. case MACREG_INT_CODE_SNR_LOW:
  591. lbs_pr_alert("EVENT: snr low\n");
  592. break;
  593. case MACREG_INT_CODE_MAX_FAIL:
  594. lbs_pr_alert("EVENT: max fail\n");
  595. break;
  596. case MACREG_INT_CODE_RSSI_HIGH:
  597. lbs_pr_alert("EVENT: rssi high\n");
  598. break;
  599. case MACREG_INT_CODE_SNR_HIGH:
  600. lbs_pr_alert("EVENT: snr high\n");
  601. break;
  602. case MACREG_INT_CODE_MESH_AUTO_STARTED:
  603. /* Ignore spurious autostart events if autostart is disabled */
  604. if (!priv->mesh_autostart_enabled) {
  605. lbs_pr_info("EVENT: MESH_AUTO_STARTED (ignoring)\n");
  606. break;
  607. }
  608. lbs_pr_info("EVENT: MESH_AUTO_STARTED\n");
  609. priv->mesh_connect_status = LBS_CONNECTED;
  610. if (priv->mesh_open) {
  611. netif_carrier_on(priv->mesh_dev);
  612. if (!priv->tx_pending_len)
  613. netif_wake_queue(priv->mesh_dev);
  614. }
  615. priv->mode = IW_MODE_ADHOC;
  616. schedule_work(&priv->sync_channel);
  617. break;
  618. default:
  619. lbs_pr_alert("EVENT: unknown event id %d\n", eventcause);
  620. break;
  621. }
  622. spin_lock_irq(&priv->driver_lock);
  623. priv->eventcause = 0;
  624. spin_unlock_irq(&priv->driver_lock);
  625. lbs_deb_leave_args(LBS_DEB_CMD, "ret %d", ret);
  626. return ret;
  627. }