Kconfig 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106
  1. if ARCH_MXC
  2. source "arch/arm/plat-mxc/devices/Kconfig"
  3. menu "Freescale MXC Implementations"
  4. choice
  5. prompt "Freescale CPU family:"
  6. default ARCH_MX3
  7. config ARCH_IMX_V4_V5
  8. bool "i.MX1, i.MX21, i.MX25, i.MX27"
  9. select AUTO_ZRELADDR
  10. select ARM_PATCH_PHYS_VIRT
  11. help
  12. This enables support for systems based on the Freescale i.MX ARMv4
  13. and ARMv5 SoCs
  14. config ARCH_MX3
  15. bool "MX3-based"
  16. help
  17. This enables support for systems based on the Freescale i.MX3 family
  18. config ARCH_MX5
  19. bool "i.MX50, i.MX51, i.MX53"
  20. select AUTO_ZRELADDR
  21. select ARM_PATCH_PHYS_VIRT
  22. help
  23. This enables support for machines using Freescale's i.MX50 and i.MX51
  24. processors.
  25. endchoice
  26. source "arch/arm/mach-imx/Kconfig"
  27. source "arch/arm/mach-mx5/Kconfig"
  28. endmenu
  29. config MXC_IRQ_PRIOR
  30. bool "Use IRQ priority"
  31. help
  32. Select this if you want to use prioritized IRQ handling.
  33. This feature prevents higher priority ISR to be interrupted
  34. by lower priority IRQ even IRQF_DISABLED flag is not set.
  35. This may be useful in embedded applications, where are strong
  36. requirements for timing.
  37. Say N here, unless you have a specialized requirement.
  38. config MXC_TZIC
  39. bool
  40. config MXC_AVIC
  41. bool
  42. config MXC_PWM
  43. tristate "Enable PWM driver"
  44. select HAVE_PWM
  45. help
  46. Enable support for the i.MX PWM controller(s).
  47. config MXC_DEBUG_BOARD
  48. bool "Enable MXC debug board(for 3-stack)"
  49. help
  50. The debug board is an integral part of the MXC 3-stack(PDK)
  51. platforms, it can be attached or removed from the peripheral
  52. board. On debug board, several debug devices(ethernet, UART,
  53. buttons, LEDs and JTAG) are implemented. Between the MCU and
  54. these devices, a CPLD is added as a bridge which performs
  55. data/address de-multiplexing and decode, signal level shift,
  56. interrupt control and various board functions.
  57. config HAVE_EPIT
  58. bool
  59. config MXC_USE_EPIT
  60. bool "Use EPIT instead of GPT"
  61. depends on HAVE_EPIT
  62. help
  63. Use EPIT as the system timer on systems that have it. Normally you
  64. don't have a reason to do so as the EPIT has the same features and
  65. uses the same clocks as the GPT. Anyway, on some systems the GPT
  66. may be in use for other purposes.
  67. config MXC_ULPI
  68. bool
  69. config ARCH_HAS_RNGA
  70. bool
  71. config IMX_HAVE_IOMUX_V1
  72. bool
  73. config ARCH_MXC_IOMUX_V3
  74. bool
  75. config ARCH_MXC_AUDMUX_V1
  76. bool
  77. config ARCH_MXC_AUDMUX_V2
  78. bool
  79. config IRAM_ALLOC
  80. bool
  81. select GENERIC_ALLOCATOR
  82. endif