ntb_hw.h 7.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251
  1. /*
  2. * This file is provided under a dual BSD/GPLv2 license. When using or
  3. * redistributing this file, you may do so under either license.
  4. *
  5. * GPL LICENSE SUMMARY
  6. *
  7. * Copyright(c) 2012 Intel Corporation. All rights reserved.
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of version 2 of the GNU General Public License as
  11. * published by the Free Software Foundation.
  12. *
  13. * BSD LICENSE
  14. *
  15. * Copyright(c) 2012 Intel Corporation. All rights reserved.
  16. *
  17. * Redistribution and use in source and binary forms, with or without
  18. * modification, are permitted provided that the following conditions
  19. * are met:
  20. *
  21. * * Redistributions of source code must retain the above copyright
  22. * notice, this list of conditions and the following disclaimer.
  23. * * Redistributions in binary form must reproduce the above copy
  24. * notice, this list of conditions and the following disclaimer in
  25. * the documentation and/or other materials provided with the
  26. * distribution.
  27. * * Neither the name of Intel Corporation nor the names of its
  28. * contributors may be used to endorse or promote products derived
  29. * from this software without specific prior written permission.
  30. *
  31. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  32. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  33. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  34. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  35. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  36. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  37. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  38. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  39. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  40. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  41. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  42. *
  43. * Intel PCIe NTB Linux driver
  44. *
  45. * Contact Information:
  46. * Jon Mason <jon.mason@intel.com>
  47. */
  48. #define PCI_DEVICE_ID_INTEL_NTB_B2B_JSF 0x3725
  49. #define PCI_DEVICE_ID_INTEL_NTB_PS_JSF 0x3726
  50. #define PCI_DEVICE_ID_INTEL_NTB_SS_JSF 0x3727
  51. #define PCI_DEVICE_ID_INTEL_NTB_B2B_SNB 0x3C0D
  52. #define PCI_DEVICE_ID_INTEL_NTB_PS_SNB 0x3C0E
  53. #define PCI_DEVICE_ID_INTEL_NTB_SS_SNB 0x3C0F
  54. #define PCI_DEVICE_ID_INTEL_NTB_B2B_IVT 0x0E0D
  55. #define PCI_DEVICE_ID_INTEL_NTB_PS_IVT 0x0E0E
  56. #define PCI_DEVICE_ID_INTEL_NTB_SS_IVT 0x0E0F
  57. #define PCI_DEVICE_ID_INTEL_NTB_B2B_HSX 0x2F0D
  58. #define PCI_DEVICE_ID_INTEL_NTB_PS_HSX 0x2F0E
  59. #define PCI_DEVICE_ID_INTEL_NTB_SS_HSX 0x2F0F
  60. #define PCI_DEVICE_ID_INTEL_NTB_B2B_BWD 0x0C4E
  61. #define msix_table_size(control) ((control & PCI_MSIX_FLAGS_QSIZE)+1)
  62. #ifndef readq
  63. static inline u64 readq(void __iomem *addr)
  64. {
  65. return readl(addr) | (((u64) readl(addr + 4)) << 32LL);
  66. }
  67. #endif
  68. #ifndef writeq
  69. static inline void writeq(u64 val, void __iomem *addr)
  70. {
  71. writel(val & 0xffffffff, addr);
  72. writel(val >> 32, addr + 4);
  73. }
  74. #endif
  75. #define NTB_BAR_MMIO 0
  76. #define NTB_BAR_23 2
  77. #define NTB_BAR_45 4
  78. #define NTB_BAR_MASK ((1 << NTB_BAR_MMIO) | (1 << NTB_BAR_23) |\
  79. (1 << NTB_BAR_45))
  80. #define NTB_LINK_DOWN 0
  81. #define NTB_LINK_UP 1
  82. #define NTB_HB_TIMEOUT msecs_to_jiffies(1000)
  83. #define NTB_MAX_NUM_MW 2
  84. enum ntb_hw_event {
  85. NTB_EVENT_SW_EVENT0 = 0,
  86. NTB_EVENT_SW_EVENT1,
  87. NTB_EVENT_SW_EVENT2,
  88. NTB_EVENT_HW_ERROR,
  89. NTB_EVENT_HW_LINK_UP,
  90. NTB_EVENT_HW_LINK_DOWN,
  91. };
  92. struct ntb_mw {
  93. dma_addr_t phys_addr;
  94. void __iomem *vbase;
  95. resource_size_t bar_sz;
  96. };
  97. struct ntb_db_cb {
  98. int (*callback)(void *data, int db_num);
  99. unsigned int db_num;
  100. void *data;
  101. struct ntb_device *ndev;
  102. struct tasklet_struct irq_work;
  103. };
  104. struct ntb_device {
  105. struct pci_dev *pdev;
  106. struct msix_entry *msix_entries;
  107. void __iomem *reg_base;
  108. struct ntb_mw mw[NTB_MAX_NUM_MW];
  109. struct {
  110. unsigned char max_mw;
  111. unsigned char max_spads;
  112. unsigned char max_db_bits;
  113. unsigned char msix_cnt;
  114. } limits;
  115. struct {
  116. void __iomem *ldb;
  117. void __iomem *ldb_mask;
  118. void __iomem *rdb;
  119. void __iomem *bar2_xlat;
  120. void __iomem *bar4_xlat;
  121. void __iomem *spad_write;
  122. void __iomem *spad_read;
  123. void __iomem *lnk_cntl;
  124. void __iomem *lnk_stat;
  125. void __iomem *spci_cmd;
  126. } reg_ofs;
  127. struct ntb_transport *ntb_transport;
  128. void (*event_cb)(void *handle, enum ntb_hw_event event);
  129. struct ntb_db_cb *db_cb;
  130. unsigned char hw_type;
  131. unsigned char conn_type;
  132. unsigned char dev_type;
  133. unsigned char num_msix;
  134. unsigned char bits_per_vector;
  135. unsigned char max_cbs;
  136. unsigned char link_width;
  137. unsigned char link_speed;
  138. unsigned char link_status;
  139. struct delayed_work hb_timer;
  140. unsigned long last_ts;
  141. struct delayed_work lr_timer;
  142. struct dentry *debugfs_dir;
  143. };
  144. /**
  145. * ntb_max_cbs() - return the max callbacks
  146. * @ndev: pointer to ntb_device instance
  147. *
  148. * Given the ntb pointer, return the maximum number of callbacks
  149. *
  150. * RETURNS: the maximum number of callbacks
  151. */
  152. static inline unsigned char ntb_max_cbs(struct ntb_device *ndev)
  153. {
  154. return ndev->max_cbs;
  155. }
  156. /**
  157. * ntb_max_mw() - return the max number of memory windows
  158. * @ndev: pointer to ntb_device instance
  159. *
  160. * Given the ntb pointer, return the maximum number of memory windows
  161. *
  162. * RETURNS: the maximum number of memory windows
  163. */
  164. static inline unsigned char ntb_max_mw(struct ntb_device *ndev)
  165. {
  166. return ndev->limits.max_mw;
  167. }
  168. /**
  169. * ntb_hw_link_status() - return the hardware link status
  170. * @ndev: pointer to ntb_device instance
  171. *
  172. * Returns true if the hardware is connected to the remote system
  173. *
  174. * RETURNS: true or false based on the hardware link state
  175. */
  176. static inline bool ntb_hw_link_status(struct ntb_device *ndev)
  177. {
  178. return ndev->link_status == NTB_LINK_UP;
  179. }
  180. /**
  181. * ntb_query_pdev() - return the pci_dev pointer
  182. * @ndev: pointer to ntb_device instance
  183. *
  184. * Given the ntb pointer, return the pci_dev pointer for the NTB hardware device
  185. *
  186. * RETURNS: a pointer to the ntb pci_dev
  187. */
  188. static inline struct pci_dev *ntb_query_pdev(struct ntb_device *ndev)
  189. {
  190. return ndev->pdev;
  191. }
  192. /**
  193. * ntb_query_debugfs() - return the debugfs pointer
  194. * @ndev: pointer to ntb_device instance
  195. *
  196. * Given the ntb pointer, return the debugfs directory pointer for the NTB
  197. * hardware device
  198. *
  199. * RETURNS: a pointer to the debugfs directory
  200. */
  201. static inline struct dentry *ntb_query_debugfs(struct ntb_device *ndev)
  202. {
  203. return ndev->debugfs_dir;
  204. }
  205. struct ntb_device *ntb_register_transport(struct pci_dev *pdev,
  206. void *transport);
  207. void ntb_unregister_transport(struct ntb_device *ndev);
  208. void ntb_set_mw_addr(struct ntb_device *ndev, unsigned int mw, u64 addr);
  209. int ntb_register_db_callback(struct ntb_device *ndev, unsigned int idx,
  210. void *data, int (*db_cb_func)(void *data,
  211. int db_num));
  212. void ntb_unregister_db_callback(struct ntb_device *ndev, unsigned int idx);
  213. int ntb_register_event_callback(struct ntb_device *ndev,
  214. void (*event_cb_func) (void *handle,
  215. enum ntb_hw_event event));
  216. void ntb_unregister_event_callback(struct ntb_device *ndev);
  217. int ntb_get_max_spads(struct ntb_device *ndev);
  218. int ntb_write_local_spad(struct ntb_device *ndev, unsigned int idx, u32 val);
  219. int ntb_read_local_spad(struct ntb_device *ndev, unsigned int idx, u32 *val);
  220. int ntb_write_remote_spad(struct ntb_device *ndev, unsigned int idx, u32 val);
  221. int ntb_read_remote_spad(struct ntb_device *ndev, unsigned int idx, u32 *val);
  222. resource_size_t ntb_get_mw_base(struct ntb_device *ndev, unsigned int mw);
  223. void __iomem *ntb_get_mw_vbase(struct ntb_device *ndev, unsigned int mw);
  224. u64 ntb_get_mw_size(struct ntb_device *ndev, unsigned int mw);
  225. void ntb_ring_doorbell(struct ntb_device *ndev, unsigned int idx);
  226. void *ntb_find_transport(struct pci_dev *pdev);
  227. int ntb_transport_init(struct pci_dev *pdev);
  228. void ntb_transport_free(void *transport);