be_main.c 57 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301
  1. /*
  2. * Copyright (C) 2005 - 2009 ServerEngines
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License version 2
  7. * as published by the Free Software Foundation. The full GNU General
  8. * Public License is included in this distribution in the file called COPYING.
  9. *
  10. * Contact Information:
  11. * linux-drivers@serverengines.com
  12. *
  13. * ServerEngines
  14. * 209 N. Fair Oaks Ave
  15. * Sunnyvale, CA 94085
  16. */
  17. #include "be.h"
  18. #include "be_cmds.h"
  19. #include <asm/div64.h>
  20. MODULE_VERSION(DRV_VER);
  21. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  22. MODULE_DESCRIPTION(DRV_DESC " " DRV_VER);
  23. MODULE_AUTHOR("ServerEngines Corporation");
  24. MODULE_LICENSE("GPL");
  25. static unsigned int rx_frag_size = 2048;
  26. module_param(rx_frag_size, uint, S_IRUGO);
  27. MODULE_PARM_DESC(rx_frag_size, "Size of a fragment that holds rcvd data.");
  28. static DEFINE_PCI_DEVICE_TABLE(be_dev_ids) = {
  29. { PCI_DEVICE(BE_VENDOR_ID, BE_DEVICE_ID1) },
  30. { PCI_DEVICE(BE_VENDOR_ID, BE_DEVICE_ID2) },
  31. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID1) },
  32. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID2) },
  33. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID3) },
  34. { 0 }
  35. };
  36. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  37. static void be_queue_free(struct be_adapter *adapter, struct be_queue_info *q)
  38. {
  39. struct be_dma_mem *mem = &q->dma_mem;
  40. if (mem->va)
  41. pci_free_consistent(adapter->pdev, mem->size,
  42. mem->va, mem->dma);
  43. }
  44. static int be_queue_alloc(struct be_adapter *adapter, struct be_queue_info *q,
  45. u16 len, u16 entry_size)
  46. {
  47. struct be_dma_mem *mem = &q->dma_mem;
  48. memset(q, 0, sizeof(*q));
  49. q->len = len;
  50. q->entry_size = entry_size;
  51. mem->size = len * entry_size;
  52. mem->va = pci_alloc_consistent(adapter->pdev, mem->size, &mem->dma);
  53. if (!mem->va)
  54. return -1;
  55. memset(mem->va, 0, mem->size);
  56. return 0;
  57. }
  58. static void be_intr_set(struct be_adapter *adapter, bool enable)
  59. {
  60. u8 __iomem *addr = adapter->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET;
  61. u32 reg = ioread32(addr);
  62. u32 enabled = reg & MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  63. if (!enabled && enable)
  64. reg |= MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  65. else if (enabled && !enable)
  66. reg &= ~MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  67. else
  68. return;
  69. iowrite32(reg, addr);
  70. }
  71. static void be_rxq_notify(struct be_adapter *adapter, u16 qid, u16 posted)
  72. {
  73. u32 val = 0;
  74. val |= qid & DB_RQ_RING_ID_MASK;
  75. val |= posted << DB_RQ_NUM_POSTED_SHIFT;
  76. iowrite32(val, adapter->db + DB_RQ_OFFSET);
  77. }
  78. static void be_txq_notify(struct be_adapter *adapter, u16 qid, u16 posted)
  79. {
  80. u32 val = 0;
  81. val |= qid & DB_TXULP_RING_ID_MASK;
  82. val |= (posted & DB_TXULP_NUM_POSTED_MASK) << DB_TXULP_NUM_POSTED_SHIFT;
  83. iowrite32(val, adapter->db + DB_TXULP1_OFFSET);
  84. }
  85. static void be_eq_notify(struct be_adapter *adapter, u16 qid,
  86. bool arm, bool clear_int, u16 num_popped)
  87. {
  88. u32 val = 0;
  89. val |= qid & DB_EQ_RING_ID_MASK;
  90. if (arm)
  91. val |= 1 << DB_EQ_REARM_SHIFT;
  92. if (clear_int)
  93. val |= 1 << DB_EQ_CLR_SHIFT;
  94. val |= 1 << DB_EQ_EVNT_SHIFT;
  95. val |= num_popped << DB_EQ_NUM_POPPED_SHIFT;
  96. iowrite32(val, adapter->db + DB_EQ_OFFSET);
  97. }
  98. void be_cq_notify(struct be_adapter *adapter, u16 qid, bool arm, u16 num_popped)
  99. {
  100. u32 val = 0;
  101. val |= qid & DB_CQ_RING_ID_MASK;
  102. if (arm)
  103. val |= 1 << DB_CQ_REARM_SHIFT;
  104. val |= num_popped << DB_CQ_NUM_POPPED_SHIFT;
  105. iowrite32(val, adapter->db + DB_CQ_OFFSET);
  106. }
  107. static int be_mac_addr_set(struct net_device *netdev, void *p)
  108. {
  109. struct be_adapter *adapter = netdev_priv(netdev);
  110. struct sockaddr *addr = p;
  111. int status = 0;
  112. status = be_cmd_pmac_del(adapter, adapter->if_handle, adapter->pmac_id);
  113. if (status)
  114. return status;
  115. status = be_cmd_pmac_add(adapter, (u8 *)addr->sa_data,
  116. adapter->if_handle, &adapter->pmac_id);
  117. if (!status)
  118. memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
  119. return status;
  120. }
  121. void netdev_stats_update(struct be_adapter *adapter)
  122. {
  123. struct be_hw_stats *hw_stats = hw_stats_from_cmd(adapter->stats.cmd.va);
  124. struct be_rxf_stats *rxf_stats = &hw_stats->rxf;
  125. struct be_port_rxf_stats *port_stats =
  126. &rxf_stats->port[adapter->port_num];
  127. struct net_device_stats *dev_stats = &adapter->netdev->stats;
  128. struct be_erx_stats *erx_stats = &hw_stats->erx;
  129. dev_stats->rx_packets = port_stats->rx_total_frames;
  130. dev_stats->tx_packets = port_stats->tx_unicastframes +
  131. port_stats->tx_multicastframes + port_stats->tx_broadcastframes;
  132. dev_stats->rx_bytes = (u64) port_stats->rx_bytes_msd << 32 |
  133. (u64) port_stats->rx_bytes_lsd;
  134. dev_stats->tx_bytes = (u64) port_stats->tx_bytes_msd << 32 |
  135. (u64) port_stats->tx_bytes_lsd;
  136. /* bad pkts received */
  137. dev_stats->rx_errors = port_stats->rx_crc_errors +
  138. port_stats->rx_alignment_symbol_errors +
  139. port_stats->rx_in_range_errors +
  140. port_stats->rx_out_range_errors +
  141. port_stats->rx_frame_too_long +
  142. port_stats->rx_dropped_too_small +
  143. port_stats->rx_dropped_too_short +
  144. port_stats->rx_dropped_header_too_small +
  145. port_stats->rx_dropped_tcp_length +
  146. port_stats->rx_dropped_runt +
  147. port_stats->rx_tcp_checksum_errs +
  148. port_stats->rx_ip_checksum_errs +
  149. port_stats->rx_udp_checksum_errs;
  150. /* no space in linux buffers: best possible approximation */
  151. dev_stats->rx_dropped = erx_stats->rx_drops_no_fragments[0];
  152. /* detailed rx errors */
  153. dev_stats->rx_length_errors = port_stats->rx_in_range_errors +
  154. port_stats->rx_out_range_errors +
  155. port_stats->rx_frame_too_long;
  156. /* receive ring buffer overflow */
  157. dev_stats->rx_over_errors = 0;
  158. dev_stats->rx_crc_errors = port_stats->rx_crc_errors;
  159. /* frame alignment errors */
  160. dev_stats->rx_frame_errors = port_stats->rx_alignment_symbol_errors;
  161. /* receiver fifo overrun */
  162. /* drops_no_pbuf is no per i/f, it's per BE card */
  163. dev_stats->rx_fifo_errors = port_stats->rx_fifo_overflow +
  164. port_stats->rx_input_fifo_overflow +
  165. rxf_stats->rx_drops_no_pbuf;
  166. /* receiver missed packetd */
  167. dev_stats->rx_missed_errors = 0;
  168. /* packet transmit problems */
  169. dev_stats->tx_errors = 0;
  170. /* no space available in linux */
  171. dev_stats->tx_dropped = 0;
  172. dev_stats->multicast = port_stats->rx_multicast_frames;
  173. dev_stats->collisions = 0;
  174. /* detailed tx_errors */
  175. dev_stats->tx_aborted_errors = 0;
  176. dev_stats->tx_carrier_errors = 0;
  177. dev_stats->tx_fifo_errors = 0;
  178. dev_stats->tx_heartbeat_errors = 0;
  179. dev_stats->tx_window_errors = 0;
  180. }
  181. void be_link_status_update(struct be_adapter *adapter, bool link_up)
  182. {
  183. struct net_device *netdev = adapter->netdev;
  184. /* If link came up or went down */
  185. if (adapter->link_up != link_up) {
  186. if (link_up) {
  187. netif_start_queue(netdev);
  188. netif_carrier_on(netdev);
  189. printk(KERN_INFO "%s: Link up\n", netdev->name);
  190. } else {
  191. netif_stop_queue(netdev);
  192. netif_carrier_off(netdev);
  193. printk(KERN_INFO "%s: Link down\n", netdev->name);
  194. }
  195. adapter->link_up = link_up;
  196. }
  197. }
  198. /* Update the EQ delay n BE based on the RX frags consumed / sec */
  199. static void be_rx_eqd_update(struct be_adapter *adapter)
  200. {
  201. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  202. struct be_drvr_stats *stats = &adapter->stats.drvr_stats;
  203. ulong now = jiffies;
  204. u32 eqd;
  205. if (!rx_eq->enable_aic)
  206. return;
  207. /* Wrapped around */
  208. if (time_before(now, stats->rx_fps_jiffies)) {
  209. stats->rx_fps_jiffies = now;
  210. return;
  211. }
  212. /* Update once a second */
  213. if ((now - stats->rx_fps_jiffies) < HZ)
  214. return;
  215. stats->be_rx_fps = (stats->be_rx_frags - stats->be_prev_rx_frags) /
  216. ((now - stats->rx_fps_jiffies) / HZ);
  217. stats->rx_fps_jiffies = now;
  218. stats->be_prev_rx_frags = stats->be_rx_frags;
  219. eqd = stats->be_rx_fps / 110000;
  220. eqd = eqd << 3;
  221. if (eqd > rx_eq->max_eqd)
  222. eqd = rx_eq->max_eqd;
  223. if (eqd < rx_eq->min_eqd)
  224. eqd = rx_eq->min_eqd;
  225. if (eqd < 10)
  226. eqd = 0;
  227. if (eqd != rx_eq->cur_eqd)
  228. be_cmd_modify_eqd(adapter, rx_eq->q.id, eqd);
  229. rx_eq->cur_eqd = eqd;
  230. }
  231. static struct net_device_stats *be_get_stats(struct net_device *dev)
  232. {
  233. return &dev->stats;
  234. }
  235. static u32 be_calc_rate(u64 bytes, unsigned long ticks)
  236. {
  237. u64 rate = bytes;
  238. do_div(rate, ticks / HZ);
  239. rate <<= 3; /* bytes/sec -> bits/sec */
  240. do_div(rate, 1000000ul); /* MB/Sec */
  241. return rate;
  242. }
  243. static void be_tx_rate_update(struct be_adapter *adapter)
  244. {
  245. struct be_drvr_stats *stats = drvr_stats(adapter);
  246. ulong now = jiffies;
  247. /* Wrapped around? */
  248. if (time_before(now, stats->be_tx_jiffies)) {
  249. stats->be_tx_jiffies = now;
  250. return;
  251. }
  252. /* Update tx rate once in two seconds */
  253. if ((now - stats->be_tx_jiffies) > 2 * HZ) {
  254. stats->be_tx_rate = be_calc_rate(stats->be_tx_bytes
  255. - stats->be_tx_bytes_prev,
  256. now - stats->be_tx_jiffies);
  257. stats->be_tx_jiffies = now;
  258. stats->be_tx_bytes_prev = stats->be_tx_bytes;
  259. }
  260. }
  261. static void be_tx_stats_update(struct be_adapter *adapter,
  262. u32 wrb_cnt, u32 copied, bool stopped)
  263. {
  264. struct be_drvr_stats *stats = drvr_stats(adapter);
  265. stats->be_tx_reqs++;
  266. stats->be_tx_wrbs += wrb_cnt;
  267. stats->be_tx_bytes += copied;
  268. if (stopped)
  269. stats->be_tx_stops++;
  270. }
  271. /* Determine number of WRB entries needed to xmit data in an skb */
  272. static u32 wrb_cnt_for_skb(struct sk_buff *skb, bool *dummy)
  273. {
  274. int cnt = (skb->len > skb->data_len);
  275. cnt += skb_shinfo(skb)->nr_frags;
  276. /* to account for hdr wrb */
  277. cnt++;
  278. if (cnt & 1) {
  279. /* add a dummy to make it an even num */
  280. cnt++;
  281. *dummy = true;
  282. } else
  283. *dummy = false;
  284. BUG_ON(cnt > BE_MAX_TX_FRAG_COUNT);
  285. return cnt;
  286. }
  287. static inline void wrb_fill(struct be_eth_wrb *wrb, u64 addr, int len)
  288. {
  289. wrb->frag_pa_hi = upper_32_bits(addr);
  290. wrb->frag_pa_lo = addr & 0xFFFFFFFF;
  291. wrb->frag_len = len & ETH_WRB_FRAG_LEN_MASK;
  292. }
  293. static void wrb_fill_hdr(struct be_eth_hdr_wrb *hdr, struct sk_buff *skb,
  294. bool vlan, u32 wrb_cnt, u32 len)
  295. {
  296. memset(hdr, 0, sizeof(*hdr));
  297. AMAP_SET_BITS(struct amap_eth_hdr_wrb, crc, hdr, 1);
  298. if (skb_shinfo(skb)->gso_segs > 1 && skb_shinfo(skb)->gso_size) {
  299. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso, hdr, 1);
  300. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso_mss,
  301. hdr, skb_shinfo(skb)->gso_size);
  302. } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
  303. if (is_tcp_pkt(skb))
  304. AMAP_SET_BITS(struct amap_eth_hdr_wrb, tcpcs, hdr, 1);
  305. else if (is_udp_pkt(skb))
  306. AMAP_SET_BITS(struct amap_eth_hdr_wrb, udpcs, hdr, 1);
  307. }
  308. if (vlan && vlan_tx_tag_present(skb)) {
  309. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan, hdr, 1);
  310. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan_tag,
  311. hdr, vlan_tx_tag_get(skb));
  312. }
  313. AMAP_SET_BITS(struct amap_eth_hdr_wrb, event, hdr, 1);
  314. AMAP_SET_BITS(struct amap_eth_hdr_wrb, complete, hdr, 1);
  315. AMAP_SET_BITS(struct amap_eth_hdr_wrb, num_wrb, hdr, wrb_cnt);
  316. AMAP_SET_BITS(struct amap_eth_hdr_wrb, len, hdr, len);
  317. }
  318. static int make_tx_wrbs(struct be_adapter *adapter,
  319. struct sk_buff *skb, u32 wrb_cnt, bool dummy_wrb)
  320. {
  321. u64 busaddr;
  322. u32 i, copied = 0;
  323. struct pci_dev *pdev = adapter->pdev;
  324. struct sk_buff *first_skb = skb;
  325. struct be_queue_info *txq = &adapter->tx_obj.q;
  326. struct be_eth_wrb *wrb;
  327. struct be_eth_hdr_wrb *hdr;
  328. hdr = queue_head_node(txq);
  329. atomic_add(wrb_cnt, &txq->used);
  330. queue_head_inc(txq);
  331. if (skb_dma_map(&pdev->dev, skb, DMA_TO_DEVICE)) {
  332. dev_err(&pdev->dev, "TX DMA mapping failed\n");
  333. return 0;
  334. }
  335. if (skb->len > skb->data_len) {
  336. int len = skb->len - skb->data_len;
  337. wrb = queue_head_node(txq);
  338. busaddr = skb_shinfo(skb)->dma_head;
  339. wrb_fill(wrb, busaddr, len);
  340. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  341. queue_head_inc(txq);
  342. copied += len;
  343. }
  344. for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
  345. struct skb_frag_struct *frag =
  346. &skb_shinfo(skb)->frags[i];
  347. busaddr = skb_shinfo(skb)->dma_maps[i];
  348. wrb = queue_head_node(txq);
  349. wrb_fill(wrb, busaddr, frag->size);
  350. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  351. queue_head_inc(txq);
  352. copied += frag->size;
  353. }
  354. if (dummy_wrb) {
  355. wrb = queue_head_node(txq);
  356. wrb_fill(wrb, 0, 0);
  357. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  358. queue_head_inc(txq);
  359. }
  360. wrb_fill_hdr(hdr, first_skb, adapter->vlan_grp ? true : false,
  361. wrb_cnt, copied);
  362. be_dws_cpu_to_le(hdr, sizeof(*hdr));
  363. return copied;
  364. }
  365. static netdev_tx_t be_xmit(struct sk_buff *skb,
  366. struct net_device *netdev)
  367. {
  368. struct be_adapter *adapter = netdev_priv(netdev);
  369. struct be_tx_obj *tx_obj = &adapter->tx_obj;
  370. struct be_queue_info *txq = &tx_obj->q;
  371. u32 wrb_cnt = 0, copied = 0;
  372. u32 start = txq->head;
  373. bool dummy_wrb, stopped = false;
  374. wrb_cnt = wrb_cnt_for_skb(skb, &dummy_wrb);
  375. copied = make_tx_wrbs(adapter, skb, wrb_cnt, dummy_wrb);
  376. if (copied) {
  377. /* record the sent skb in the sent_skb table */
  378. BUG_ON(tx_obj->sent_skb_list[start]);
  379. tx_obj->sent_skb_list[start] = skb;
  380. /* Ensure txq has space for the next skb; Else stop the queue
  381. * *BEFORE* ringing the tx doorbell, so that we serialze the
  382. * tx compls of the current transmit which'll wake up the queue
  383. */
  384. if ((BE_MAX_TX_FRAG_COUNT + atomic_read(&txq->used)) >=
  385. txq->len) {
  386. netif_stop_queue(netdev);
  387. stopped = true;
  388. }
  389. be_txq_notify(adapter, txq->id, wrb_cnt);
  390. be_tx_stats_update(adapter, wrb_cnt, copied, stopped);
  391. } else {
  392. txq->head = start;
  393. dev_kfree_skb_any(skb);
  394. }
  395. return NETDEV_TX_OK;
  396. }
  397. static int be_change_mtu(struct net_device *netdev, int new_mtu)
  398. {
  399. struct be_adapter *adapter = netdev_priv(netdev);
  400. if (new_mtu < BE_MIN_MTU ||
  401. new_mtu > BE_MAX_JUMBO_FRAME_SIZE) {
  402. dev_info(&adapter->pdev->dev,
  403. "MTU must be between %d and %d bytes\n",
  404. BE_MIN_MTU, BE_MAX_JUMBO_FRAME_SIZE);
  405. return -EINVAL;
  406. }
  407. dev_info(&adapter->pdev->dev, "MTU changed from %d to %d bytes\n",
  408. netdev->mtu, new_mtu);
  409. netdev->mtu = new_mtu;
  410. return 0;
  411. }
  412. /*
  413. * if there are BE_NUM_VLANS_SUPPORTED or lesser number of VLANS configured,
  414. * program them in BE. If more than BE_NUM_VLANS_SUPPORTED are configured,
  415. * set the BE in promiscuous VLAN mode.
  416. */
  417. static int be_vid_config(struct be_adapter *adapter)
  418. {
  419. u16 vtag[BE_NUM_VLANS_SUPPORTED];
  420. u16 ntags = 0, i;
  421. int status;
  422. if (adapter->num_vlans <= BE_NUM_VLANS_SUPPORTED) {
  423. /* Construct VLAN Table to give to HW */
  424. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  425. if (adapter->vlan_tag[i]) {
  426. vtag[ntags] = cpu_to_le16(i);
  427. ntags++;
  428. }
  429. }
  430. status = be_cmd_vlan_config(adapter, adapter->if_handle,
  431. vtag, ntags, 1, 0);
  432. } else {
  433. status = be_cmd_vlan_config(adapter, adapter->if_handle,
  434. NULL, 0, 1, 1);
  435. }
  436. return status;
  437. }
  438. static void be_vlan_register(struct net_device *netdev, struct vlan_group *grp)
  439. {
  440. struct be_adapter *adapter = netdev_priv(netdev);
  441. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  442. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  443. be_eq_notify(adapter, rx_eq->q.id, false, false, 0);
  444. be_eq_notify(adapter, tx_eq->q.id, false, false, 0);
  445. adapter->vlan_grp = grp;
  446. be_eq_notify(adapter, rx_eq->q.id, true, false, 0);
  447. be_eq_notify(adapter, tx_eq->q.id, true, false, 0);
  448. }
  449. static void be_vlan_add_vid(struct net_device *netdev, u16 vid)
  450. {
  451. struct be_adapter *adapter = netdev_priv(netdev);
  452. adapter->num_vlans++;
  453. adapter->vlan_tag[vid] = 1;
  454. be_vid_config(adapter);
  455. }
  456. static void be_vlan_rem_vid(struct net_device *netdev, u16 vid)
  457. {
  458. struct be_adapter *adapter = netdev_priv(netdev);
  459. adapter->num_vlans--;
  460. adapter->vlan_tag[vid] = 0;
  461. vlan_group_set_device(adapter->vlan_grp, vid, NULL);
  462. be_vid_config(adapter);
  463. }
  464. static void be_set_multicast_list(struct net_device *netdev)
  465. {
  466. struct be_adapter *adapter = netdev_priv(netdev);
  467. if (netdev->flags & IFF_PROMISC) {
  468. be_cmd_promiscuous_config(adapter, adapter->port_num, 1);
  469. adapter->promiscuous = true;
  470. goto done;
  471. }
  472. /* BE was previously in promiscous mode; disable it */
  473. if (adapter->promiscuous) {
  474. adapter->promiscuous = false;
  475. be_cmd_promiscuous_config(adapter, adapter->port_num, 0);
  476. }
  477. /* Enable multicast promisc if num configured exceeds what we support */
  478. if (netdev->flags & IFF_ALLMULTI || netdev->mc_count > BE_MAX_MC) {
  479. be_cmd_multicast_set(adapter, adapter->if_handle, NULL, 0,
  480. &adapter->mc_cmd_mem);
  481. goto done;
  482. }
  483. be_cmd_multicast_set(adapter, adapter->if_handle, netdev->mc_list,
  484. netdev->mc_count, &adapter->mc_cmd_mem);
  485. done:
  486. return;
  487. }
  488. static void be_rx_rate_update(struct be_adapter *adapter)
  489. {
  490. struct be_drvr_stats *stats = drvr_stats(adapter);
  491. ulong now = jiffies;
  492. /* Wrapped around */
  493. if (time_before(now, stats->be_rx_jiffies)) {
  494. stats->be_rx_jiffies = now;
  495. return;
  496. }
  497. /* Update the rate once in two seconds */
  498. if ((now - stats->be_rx_jiffies) < 2 * HZ)
  499. return;
  500. stats->be_rx_rate = be_calc_rate(stats->be_rx_bytes
  501. - stats->be_rx_bytes_prev,
  502. now - stats->be_rx_jiffies);
  503. stats->be_rx_jiffies = now;
  504. stats->be_rx_bytes_prev = stats->be_rx_bytes;
  505. }
  506. static void be_rx_stats_update(struct be_adapter *adapter,
  507. u32 pktsize, u16 numfrags)
  508. {
  509. struct be_drvr_stats *stats = drvr_stats(adapter);
  510. stats->be_rx_compl++;
  511. stats->be_rx_frags += numfrags;
  512. stats->be_rx_bytes += pktsize;
  513. }
  514. static inline bool do_pkt_csum(struct be_eth_rx_compl *rxcp, bool cso)
  515. {
  516. u8 l4_cksm, ip_version, ipcksm, tcpf = 0, udpf = 0, ipv6_chk;
  517. l4_cksm = AMAP_GET_BITS(struct amap_eth_rx_compl, l4_cksm, rxcp);
  518. ipcksm = AMAP_GET_BITS(struct amap_eth_rx_compl, ipcksm, rxcp);
  519. ip_version = AMAP_GET_BITS(struct amap_eth_rx_compl, ip_version, rxcp);
  520. if (ip_version) {
  521. tcpf = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  522. udpf = AMAP_GET_BITS(struct amap_eth_rx_compl, udpf, rxcp);
  523. }
  524. ipv6_chk = (ip_version && (tcpf || udpf));
  525. return ((l4_cksm && ipv6_chk && ipcksm) && cso) ? false : true;
  526. }
  527. static struct be_rx_page_info *
  528. get_rx_page_info(struct be_adapter *adapter, u16 frag_idx)
  529. {
  530. struct be_rx_page_info *rx_page_info;
  531. struct be_queue_info *rxq = &adapter->rx_obj.q;
  532. rx_page_info = &adapter->rx_obj.page_info_tbl[frag_idx];
  533. BUG_ON(!rx_page_info->page);
  534. if (rx_page_info->last_page_user)
  535. pci_unmap_page(adapter->pdev, pci_unmap_addr(rx_page_info, bus),
  536. adapter->big_page_size, PCI_DMA_FROMDEVICE);
  537. atomic_dec(&rxq->used);
  538. return rx_page_info;
  539. }
  540. /* Throwaway the data in the Rx completion */
  541. static void be_rx_compl_discard(struct be_adapter *adapter,
  542. struct be_eth_rx_compl *rxcp)
  543. {
  544. struct be_queue_info *rxq = &adapter->rx_obj.q;
  545. struct be_rx_page_info *page_info;
  546. u16 rxq_idx, i, num_rcvd;
  547. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  548. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  549. for (i = 0; i < num_rcvd; i++) {
  550. page_info = get_rx_page_info(adapter, rxq_idx);
  551. put_page(page_info->page);
  552. memset(page_info, 0, sizeof(*page_info));
  553. index_inc(&rxq_idx, rxq->len);
  554. }
  555. }
  556. /*
  557. * skb_fill_rx_data forms a complete skb for an ether frame
  558. * indicated by rxcp.
  559. */
  560. static void skb_fill_rx_data(struct be_adapter *adapter,
  561. struct sk_buff *skb, struct be_eth_rx_compl *rxcp)
  562. {
  563. struct be_queue_info *rxq = &adapter->rx_obj.q;
  564. struct be_rx_page_info *page_info;
  565. u16 rxq_idx, i, num_rcvd, j;
  566. u32 pktsize, hdr_len, curr_frag_len, size;
  567. u8 *start;
  568. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  569. pktsize = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  570. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  571. page_info = get_rx_page_info(adapter, rxq_idx);
  572. start = page_address(page_info->page) + page_info->page_offset;
  573. prefetch(start);
  574. /* Copy data in the first descriptor of this completion */
  575. curr_frag_len = min(pktsize, rx_frag_size);
  576. /* Copy the header portion into skb_data */
  577. hdr_len = min((u32)BE_HDR_LEN, curr_frag_len);
  578. memcpy(skb->data, start, hdr_len);
  579. skb->len = curr_frag_len;
  580. if (curr_frag_len <= BE_HDR_LEN) { /* tiny packet */
  581. /* Complete packet has now been moved to data */
  582. put_page(page_info->page);
  583. skb->data_len = 0;
  584. skb->tail += curr_frag_len;
  585. } else {
  586. skb_shinfo(skb)->nr_frags = 1;
  587. skb_shinfo(skb)->frags[0].page = page_info->page;
  588. skb_shinfo(skb)->frags[0].page_offset =
  589. page_info->page_offset + hdr_len;
  590. skb_shinfo(skb)->frags[0].size = curr_frag_len - hdr_len;
  591. skb->data_len = curr_frag_len - hdr_len;
  592. skb->tail += hdr_len;
  593. }
  594. memset(page_info, 0, sizeof(*page_info));
  595. if (pktsize <= rx_frag_size) {
  596. BUG_ON(num_rcvd != 1);
  597. goto done;
  598. }
  599. /* More frags present for this completion */
  600. size = pktsize;
  601. for (i = 1, j = 0; i < num_rcvd; i++) {
  602. size -= curr_frag_len;
  603. index_inc(&rxq_idx, rxq->len);
  604. page_info = get_rx_page_info(adapter, rxq_idx);
  605. curr_frag_len = min(size, rx_frag_size);
  606. /* Coalesce all frags from the same physical page in one slot */
  607. if (page_info->page_offset == 0) {
  608. /* Fresh page */
  609. j++;
  610. skb_shinfo(skb)->frags[j].page = page_info->page;
  611. skb_shinfo(skb)->frags[j].page_offset =
  612. page_info->page_offset;
  613. skb_shinfo(skb)->frags[j].size = 0;
  614. skb_shinfo(skb)->nr_frags++;
  615. } else {
  616. put_page(page_info->page);
  617. }
  618. skb_shinfo(skb)->frags[j].size += curr_frag_len;
  619. skb->len += curr_frag_len;
  620. skb->data_len += curr_frag_len;
  621. memset(page_info, 0, sizeof(*page_info));
  622. }
  623. BUG_ON(j > MAX_SKB_FRAGS);
  624. done:
  625. be_rx_stats_update(adapter, pktsize, num_rcvd);
  626. return;
  627. }
  628. /* Process the RX completion indicated by rxcp when GRO is disabled */
  629. static void be_rx_compl_process(struct be_adapter *adapter,
  630. struct be_eth_rx_compl *rxcp)
  631. {
  632. struct sk_buff *skb;
  633. u32 vlanf, vid;
  634. u8 vtm;
  635. vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  636. vtm = AMAP_GET_BITS(struct amap_eth_rx_compl, vtm, rxcp);
  637. /* vlanf could be wrongly set in some cards.
  638. * ignore if vtm is not set */
  639. if ((adapter->cap == 0x400) && !vtm)
  640. vlanf = 0;
  641. skb = netdev_alloc_skb_ip_align(adapter->netdev, BE_HDR_LEN);
  642. if (!skb) {
  643. if (net_ratelimit())
  644. dev_warn(&adapter->pdev->dev, "skb alloc failed\n");
  645. be_rx_compl_discard(adapter, rxcp);
  646. return;
  647. }
  648. skb_fill_rx_data(adapter, skb, rxcp);
  649. if (do_pkt_csum(rxcp, adapter->rx_csum))
  650. skb->ip_summed = CHECKSUM_NONE;
  651. else
  652. skb->ip_summed = CHECKSUM_UNNECESSARY;
  653. skb->truesize = skb->len + sizeof(struct sk_buff);
  654. skb->protocol = eth_type_trans(skb, adapter->netdev);
  655. skb->dev = adapter->netdev;
  656. if (vlanf) {
  657. if (!adapter->vlan_grp || adapter->num_vlans == 0) {
  658. kfree_skb(skb);
  659. return;
  660. }
  661. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  662. vid = be16_to_cpu(vid);
  663. vlan_hwaccel_receive_skb(skb, adapter->vlan_grp, vid);
  664. } else {
  665. netif_receive_skb(skb);
  666. }
  667. return;
  668. }
  669. /* Process the RX completion indicated by rxcp when GRO is enabled */
  670. static void be_rx_compl_process_gro(struct be_adapter *adapter,
  671. struct be_eth_rx_compl *rxcp)
  672. {
  673. struct be_rx_page_info *page_info;
  674. struct sk_buff *skb = NULL;
  675. struct be_queue_info *rxq = &adapter->rx_obj.q;
  676. struct be_eq_obj *eq_obj = &adapter->rx_eq;
  677. u32 num_rcvd, pkt_size, remaining, vlanf, curr_frag_len;
  678. u16 i, rxq_idx = 0, vid, j;
  679. u8 vtm;
  680. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  681. pkt_size = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  682. vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  683. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  684. vtm = AMAP_GET_BITS(struct amap_eth_rx_compl, vtm, rxcp);
  685. /* vlanf could be wrongly set in some cards.
  686. * ignore if vtm is not set */
  687. if ((adapter->cap == 0x400) && !vtm)
  688. vlanf = 0;
  689. skb = napi_get_frags(&eq_obj->napi);
  690. if (!skb) {
  691. be_rx_compl_discard(adapter, rxcp);
  692. return;
  693. }
  694. remaining = pkt_size;
  695. for (i = 0, j = -1; i < num_rcvd; i++) {
  696. page_info = get_rx_page_info(adapter, rxq_idx);
  697. curr_frag_len = min(remaining, rx_frag_size);
  698. /* Coalesce all frags from the same physical page in one slot */
  699. if (i == 0 || page_info->page_offset == 0) {
  700. /* First frag or Fresh page */
  701. j++;
  702. skb_shinfo(skb)->frags[j].page = page_info->page;
  703. skb_shinfo(skb)->frags[j].page_offset =
  704. page_info->page_offset;
  705. skb_shinfo(skb)->frags[j].size = 0;
  706. } else {
  707. put_page(page_info->page);
  708. }
  709. skb_shinfo(skb)->frags[j].size += curr_frag_len;
  710. remaining -= curr_frag_len;
  711. index_inc(&rxq_idx, rxq->len);
  712. memset(page_info, 0, sizeof(*page_info));
  713. }
  714. BUG_ON(j > MAX_SKB_FRAGS);
  715. skb_shinfo(skb)->nr_frags = j + 1;
  716. skb->len = pkt_size;
  717. skb->data_len = pkt_size;
  718. skb->truesize += pkt_size;
  719. skb->ip_summed = CHECKSUM_UNNECESSARY;
  720. if (likely(!vlanf)) {
  721. napi_gro_frags(&eq_obj->napi);
  722. } else {
  723. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  724. vid = be16_to_cpu(vid);
  725. if (!adapter->vlan_grp || adapter->num_vlans == 0)
  726. return;
  727. vlan_gro_frags(&eq_obj->napi, adapter->vlan_grp, vid);
  728. }
  729. be_rx_stats_update(adapter, pkt_size, num_rcvd);
  730. return;
  731. }
  732. static struct be_eth_rx_compl *be_rx_compl_get(struct be_adapter *adapter)
  733. {
  734. struct be_eth_rx_compl *rxcp = queue_tail_node(&adapter->rx_obj.cq);
  735. if (rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] == 0)
  736. return NULL;
  737. be_dws_le_to_cpu(rxcp, sizeof(*rxcp));
  738. queue_tail_inc(&adapter->rx_obj.cq);
  739. return rxcp;
  740. }
  741. /* To reset the valid bit, we need to reset the whole word as
  742. * when walking the queue the valid entries are little-endian
  743. * and invalid entries are host endian
  744. */
  745. static inline void be_rx_compl_reset(struct be_eth_rx_compl *rxcp)
  746. {
  747. rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] = 0;
  748. }
  749. static inline struct page *be_alloc_pages(u32 size)
  750. {
  751. gfp_t alloc_flags = GFP_ATOMIC;
  752. u32 order = get_order(size);
  753. if (order > 0)
  754. alloc_flags |= __GFP_COMP;
  755. return alloc_pages(alloc_flags, order);
  756. }
  757. /*
  758. * Allocate a page, split it to fragments of size rx_frag_size and post as
  759. * receive buffers to BE
  760. */
  761. static void be_post_rx_frags(struct be_adapter *adapter)
  762. {
  763. struct be_rx_page_info *page_info_tbl = adapter->rx_obj.page_info_tbl;
  764. struct be_rx_page_info *page_info = NULL;
  765. struct be_queue_info *rxq = &adapter->rx_obj.q;
  766. struct page *pagep = NULL;
  767. struct be_eth_rx_d *rxd;
  768. u64 page_dmaaddr = 0, frag_dmaaddr;
  769. u32 posted, page_offset = 0;
  770. page_info = &page_info_tbl[rxq->head];
  771. for (posted = 0; posted < MAX_RX_POST && !page_info->page; posted++) {
  772. if (!pagep) {
  773. pagep = be_alloc_pages(adapter->big_page_size);
  774. if (unlikely(!pagep)) {
  775. drvr_stats(adapter)->be_ethrx_post_fail++;
  776. break;
  777. }
  778. page_dmaaddr = pci_map_page(adapter->pdev, pagep, 0,
  779. adapter->big_page_size,
  780. PCI_DMA_FROMDEVICE);
  781. page_info->page_offset = 0;
  782. } else {
  783. get_page(pagep);
  784. page_info->page_offset = page_offset + rx_frag_size;
  785. }
  786. page_offset = page_info->page_offset;
  787. page_info->page = pagep;
  788. pci_unmap_addr_set(page_info, bus, page_dmaaddr);
  789. frag_dmaaddr = page_dmaaddr + page_info->page_offset;
  790. rxd = queue_head_node(rxq);
  791. rxd->fragpa_lo = cpu_to_le32(frag_dmaaddr & 0xFFFFFFFF);
  792. rxd->fragpa_hi = cpu_to_le32(upper_32_bits(frag_dmaaddr));
  793. queue_head_inc(rxq);
  794. /* Any space left in the current big page for another frag? */
  795. if ((page_offset + rx_frag_size + rx_frag_size) >
  796. adapter->big_page_size) {
  797. pagep = NULL;
  798. page_info->last_page_user = true;
  799. }
  800. page_info = &page_info_tbl[rxq->head];
  801. }
  802. if (pagep)
  803. page_info->last_page_user = true;
  804. if (posted) {
  805. atomic_add(posted, &rxq->used);
  806. be_rxq_notify(adapter, rxq->id, posted);
  807. } else if (atomic_read(&rxq->used) == 0) {
  808. /* Let be_worker replenish when memory is available */
  809. adapter->rx_post_starved = true;
  810. }
  811. return;
  812. }
  813. static struct be_eth_tx_compl *be_tx_compl_get(struct be_queue_info *tx_cq)
  814. {
  815. struct be_eth_tx_compl *txcp = queue_tail_node(tx_cq);
  816. if (txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] == 0)
  817. return NULL;
  818. be_dws_le_to_cpu(txcp, sizeof(*txcp));
  819. txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] = 0;
  820. queue_tail_inc(tx_cq);
  821. return txcp;
  822. }
  823. static void be_tx_compl_process(struct be_adapter *adapter, u16 last_index)
  824. {
  825. struct be_queue_info *txq = &adapter->tx_obj.q;
  826. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  827. struct sk_buff *sent_skb;
  828. u16 cur_index, num_wrbs = 0;
  829. cur_index = txq->tail;
  830. sent_skb = sent_skbs[cur_index];
  831. BUG_ON(!sent_skb);
  832. sent_skbs[cur_index] = NULL;
  833. do {
  834. cur_index = txq->tail;
  835. num_wrbs++;
  836. queue_tail_inc(txq);
  837. } while (cur_index != last_index);
  838. atomic_sub(num_wrbs, &txq->used);
  839. skb_dma_unmap(&adapter->pdev->dev, sent_skb, DMA_TO_DEVICE);
  840. kfree_skb(sent_skb);
  841. }
  842. static inline struct be_eq_entry *event_get(struct be_eq_obj *eq_obj)
  843. {
  844. struct be_eq_entry *eqe = queue_tail_node(&eq_obj->q);
  845. if (!eqe->evt)
  846. return NULL;
  847. eqe->evt = le32_to_cpu(eqe->evt);
  848. queue_tail_inc(&eq_obj->q);
  849. return eqe;
  850. }
  851. static int event_handle(struct be_adapter *adapter,
  852. struct be_eq_obj *eq_obj)
  853. {
  854. struct be_eq_entry *eqe;
  855. u16 num = 0;
  856. while ((eqe = event_get(eq_obj)) != NULL) {
  857. eqe->evt = 0;
  858. num++;
  859. }
  860. /* Deal with any spurious interrupts that come
  861. * without events
  862. */
  863. be_eq_notify(adapter, eq_obj->q.id, true, true, num);
  864. if (num)
  865. napi_schedule(&eq_obj->napi);
  866. return num;
  867. }
  868. /* Just read and notify events without processing them.
  869. * Used at the time of destroying event queues */
  870. static void be_eq_clean(struct be_adapter *adapter,
  871. struct be_eq_obj *eq_obj)
  872. {
  873. struct be_eq_entry *eqe;
  874. u16 num = 0;
  875. while ((eqe = event_get(eq_obj)) != NULL) {
  876. eqe->evt = 0;
  877. num++;
  878. }
  879. if (num)
  880. be_eq_notify(adapter, eq_obj->q.id, false, true, num);
  881. }
  882. static void be_rx_q_clean(struct be_adapter *adapter)
  883. {
  884. struct be_rx_page_info *page_info;
  885. struct be_queue_info *rxq = &adapter->rx_obj.q;
  886. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  887. struct be_eth_rx_compl *rxcp;
  888. u16 tail;
  889. /* First cleanup pending rx completions */
  890. while ((rxcp = be_rx_compl_get(adapter)) != NULL) {
  891. be_rx_compl_discard(adapter, rxcp);
  892. be_rx_compl_reset(rxcp);
  893. be_cq_notify(adapter, rx_cq->id, true, 1);
  894. }
  895. /* Then free posted rx buffer that were not used */
  896. tail = (rxq->head + rxq->len - atomic_read(&rxq->used)) % rxq->len;
  897. for (; atomic_read(&rxq->used) > 0; index_inc(&tail, rxq->len)) {
  898. page_info = get_rx_page_info(adapter, tail);
  899. put_page(page_info->page);
  900. memset(page_info, 0, sizeof(*page_info));
  901. }
  902. BUG_ON(atomic_read(&rxq->used));
  903. }
  904. static void be_tx_compl_clean(struct be_adapter *adapter)
  905. {
  906. struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
  907. struct be_queue_info *txq = &adapter->tx_obj.q;
  908. struct be_eth_tx_compl *txcp;
  909. u16 end_idx, cmpl = 0, timeo = 0;
  910. /* Wait for a max of 200ms for all the tx-completions to arrive. */
  911. do {
  912. while ((txcp = be_tx_compl_get(tx_cq))) {
  913. end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
  914. wrb_index, txcp);
  915. be_tx_compl_process(adapter, end_idx);
  916. cmpl++;
  917. }
  918. if (cmpl) {
  919. be_cq_notify(adapter, tx_cq->id, false, cmpl);
  920. cmpl = 0;
  921. }
  922. if (atomic_read(&txq->used) == 0 || ++timeo > 200)
  923. break;
  924. mdelay(1);
  925. } while (true);
  926. if (atomic_read(&txq->used))
  927. dev_err(&adapter->pdev->dev, "%d pending tx-completions\n",
  928. atomic_read(&txq->used));
  929. }
  930. static void be_mcc_queues_destroy(struct be_adapter *adapter)
  931. {
  932. struct be_queue_info *q;
  933. q = &adapter->mcc_obj.q;
  934. if (q->created)
  935. be_cmd_q_destroy(adapter, q, QTYPE_MCCQ);
  936. be_queue_free(adapter, q);
  937. q = &adapter->mcc_obj.cq;
  938. if (q->created)
  939. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  940. be_queue_free(adapter, q);
  941. }
  942. /* Must be called only after TX qs are created as MCC shares TX EQ */
  943. static int be_mcc_queues_create(struct be_adapter *adapter)
  944. {
  945. struct be_queue_info *q, *cq;
  946. /* Alloc MCC compl queue */
  947. cq = &adapter->mcc_obj.cq;
  948. if (be_queue_alloc(adapter, cq, MCC_CQ_LEN,
  949. sizeof(struct be_mcc_compl)))
  950. goto err;
  951. /* Ask BE to create MCC compl queue; share TX's eq */
  952. if (be_cmd_cq_create(adapter, cq, &adapter->tx_eq.q, false, true, 0))
  953. goto mcc_cq_free;
  954. /* Alloc MCC queue */
  955. q = &adapter->mcc_obj.q;
  956. if (be_queue_alloc(adapter, q, MCC_Q_LEN, sizeof(struct be_mcc_wrb)))
  957. goto mcc_cq_destroy;
  958. /* Ask BE to create MCC queue */
  959. if (be_cmd_mccq_create(adapter, q, cq))
  960. goto mcc_q_free;
  961. return 0;
  962. mcc_q_free:
  963. be_queue_free(adapter, q);
  964. mcc_cq_destroy:
  965. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  966. mcc_cq_free:
  967. be_queue_free(adapter, cq);
  968. err:
  969. return -1;
  970. }
  971. static void be_tx_queues_destroy(struct be_adapter *adapter)
  972. {
  973. struct be_queue_info *q;
  974. q = &adapter->tx_obj.q;
  975. if (q->created)
  976. be_cmd_q_destroy(adapter, q, QTYPE_TXQ);
  977. be_queue_free(adapter, q);
  978. q = &adapter->tx_obj.cq;
  979. if (q->created)
  980. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  981. be_queue_free(adapter, q);
  982. /* Clear any residual events */
  983. be_eq_clean(adapter, &adapter->tx_eq);
  984. q = &adapter->tx_eq.q;
  985. if (q->created)
  986. be_cmd_q_destroy(adapter, q, QTYPE_EQ);
  987. be_queue_free(adapter, q);
  988. }
  989. static int be_tx_queues_create(struct be_adapter *adapter)
  990. {
  991. struct be_queue_info *eq, *q, *cq;
  992. adapter->tx_eq.max_eqd = 0;
  993. adapter->tx_eq.min_eqd = 0;
  994. adapter->tx_eq.cur_eqd = 96;
  995. adapter->tx_eq.enable_aic = false;
  996. /* Alloc Tx Event queue */
  997. eq = &adapter->tx_eq.q;
  998. if (be_queue_alloc(adapter, eq, EVNT_Q_LEN, sizeof(struct be_eq_entry)))
  999. return -1;
  1000. /* Ask BE to create Tx Event queue */
  1001. if (be_cmd_eq_create(adapter, eq, adapter->tx_eq.cur_eqd))
  1002. goto tx_eq_free;
  1003. /* Alloc TX eth compl queue */
  1004. cq = &adapter->tx_obj.cq;
  1005. if (be_queue_alloc(adapter, cq, TX_CQ_LEN,
  1006. sizeof(struct be_eth_tx_compl)))
  1007. goto tx_eq_destroy;
  1008. /* Ask BE to create Tx eth compl queue */
  1009. if (be_cmd_cq_create(adapter, cq, eq, false, false, 3))
  1010. goto tx_cq_free;
  1011. /* Alloc TX eth queue */
  1012. q = &adapter->tx_obj.q;
  1013. if (be_queue_alloc(adapter, q, TX_Q_LEN, sizeof(struct be_eth_wrb)))
  1014. goto tx_cq_destroy;
  1015. /* Ask BE to create Tx eth queue */
  1016. if (be_cmd_txq_create(adapter, q, cq))
  1017. goto tx_q_free;
  1018. return 0;
  1019. tx_q_free:
  1020. be_queue_free(adapter, q);
  1021. tx_cq_destroy:
  1022. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  1023. tx_cq_free:
  1024. be_queue_free(adapter, cq);
  1025. tx_eq_destroy:
  1026. be_cmd_q_destroy(adapter, eq, QTYPE_EQ);
  1027. tx_eq_free:
  1028. be_queue_free(adapter, eq);
  1029. return -1;
  1030. }
  1031. static void be_rx_queues_destroy(struct be_adapter *adapter)
  1032. {
  1033. struct be_queue_info *q;
  1034. q = &adapter->rx_obj.q;
  1035. if (q->created) {
  1036. be_cmd_q_destroy(adapter, q, QTYPE_RXQ);
  1037. be_rx_q_clean(adapter);
  1038. }
  1039. be_queue_free(adapter, q);
  1040. q = &adapter->rx_obj.cq;
  1041. if (q->created)
  1042. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  1043. be_queue_free(adapter, q);
  1044. /* Clear any residual events */
  1045. be_eq_clean(adapter, &adapter->rx_eq);
  1046. q = &adapter->rx_eq.q;
  1047. if (q->created)
  1048. be_cmd_q_destroy(adapter, q, QTYPE_EQ);
  1049. be_queue_free(adapter, q);
  1050. }
  1051. static int be_rx_queues_create(struct be_adapter *adapter)
  1052. {
  1053. struct be_queue_info *eq, *q, *cq;
  1054. int rc;
  1055. adapter->big_page_size = (1 << get_order(rx_frag_size)) * PAGE_SIZE;
  1056. adapter->rx_eq.max_eqd = BE_MAX_EQD;
  1057. adapter->rx_eq.min_eqd = 0;
  1058. adapter->rx_eq.cur_eqd = 0;
  1059. adapter->rx_eq.enable_aic = true;
  1060. /* Alloc Rx Event queue */
  1061. eq = &adapter->rx_eq.q;
  1062. rc = be_queue_alloc(adapter, eq, EVNT_Q_LEN,
  1063. sizeof(struct be_eq_entry));
  1064. if (rc)
  1065. return rc;
  1066. /* Ask BE to create Rx Event queue */
  1067. rc = be_cmd_eq_create(adapter, eq, adapter->rx_eq.cur_eqd);
  1068. if (rc)
  1069. goto rx_eq_free;
  1070. /* Alloc RX eth compl queue */
  1071. cq = &adapter->rx_obj.cq;
  1072. rc = be_queue_alloc(adapter, cq, RX_CQ_LEN,
  1073. sizeof(struct be_eth_rx_compl));
  1074. if (rc)
  1075. goto rx_eq_destroy;
  1076. /* Ask BE to create Rx eth compl queue */
  1077. rc = be_cmd_cq_create(adapter, cq, eq, false, false, 3);
  1078. if (rc)
  1079. goto rx_cq_free;
  1080. /* Alloc RX eth queue */
  1081. q = &adapter->rx_obj.q;
  1082. rc = be_queue_alloc(adapter, q, RX_Q_LEN, sizeof(struct be_eth_rx_d));
  1083. if (rc)
  1084. goto rx_cq_destroy;
  1085. /* Ask BE to create Rx eth queue */
  1086. rc = be_cmd_rxq_create(adapter, q, cq->id, rx_frag_size,
  1087. BE_MAX_JUMBO_FRAME_SIZE, adapter->if_handle, false);
  1088. if (rc)
  1089. goto rx_q_free;
  1090. return 0;
  1091. rx_q_free:
  1092. be_queue_free(adapter, q);
  1093. rx_cq_destroy:
  1094. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  1095. rx_cq_free:
  1096. be_queue_free(adapter, cq);
  1097. rx_eq_destroy:
  1098. be_cmd_q_destroy(adapter, eq, QTYPE_EQ);
  1099. rx_eq_free:
  1100. be_queue_free(adapter, eq);
  1101. return rc;
  1102. }
  1103. /* There are 8 evt ids per func. Retruns the evt id's bit number */
  1104. static inline int be_evt_bit_get(struct be_adapter *adapter, u32 eq_id)
  1105. {
  1106. return eq_id - 8 * be_pci_func(adapter);
  1107. }
  1108. static irqreturn_t be_intx(int irq, void *dev)
  1109. {
  1110. struct be_adapter *adapter = dev;
  1111. int isr;
  1112. isr = ioread32(adapter->csr + CEV_ISR0_OFFSET +
  1113. be_pci_func(adapter) * CEV_ISR_SIZE);
  1114. if (!isr)
  1115. return IRQ_NONE;
  1116. event_handle(adapter, &adapter->tx_eq);
  1117. event_handle(adapter, &adapter->rx_eq);
  1118. return IRQ_HANDLED;
  1119. }
  1120. static irqreturn_t be_msix_rx(int irq, void *dev)
  1121. {
  1122. struct be_adapter *adapter = dev;
  1123. event_handle(adapter, &adapter->rx_eq);
  1124. return IRQ_HANDLED;
  1125. }
  1126. static irqreturn_t be_msix_tx_mcc(int irq, void *dev)
  1127. {
  1128. struct be_adapter *adapter = dev;
  1129. event_handle(adapter, &adapter->tx_eq);
  1130. return IRQ_HANDLED;
  1131. }
  1132. static inline bool do_gro(struct be_adapter *adapter,
  1133. struct be_eth_rx_compl *rxcp)
  1134. {
  1135. int err = AMAP_GET_BITS(struct amap_eth_rx_compl, err, rxcp);
  1136. int tcp_frame = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  1137. if (err)
  1138. drvr_stats(adapter)->be_rxcp_err++;
  1139. return (tcp_frame && !err) ? true : false;
  1140. }
  1141. int be_poll_rx(struct napi_struct *napi, int budget)
  1142. {
  1143. struct be_eq_obj *rx_eq = container_of(napi, struct be_eq_obj, napi);
  1144. struct be_adapter *adapter =
  1145. container_of(rx_eq, struct be_adapter, rx_eq);
  1146. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  1147. struct be_eth_rx_compl *rxcp;
  1148. u32 work_done;
  1149. for (work_done = 0; work_done < budget; work_done++) {
  1150. rxcp = be_rx_compl_get(adapter);
  1151. if (!rxcp)
  1152. break;
  1153. if (do_gro(adapter, rxcp))
  1154. be_rx_compl_process_gro(adapter, rxcp);
  1155. else
  1156. be_rx_compl_process(adapter, rxcp);
  1157. be_rx_compl_reset(rxcp);
  1158. }
  1159. /* Refill the queue */
  1160. if (atomic_read(&adapter->rx_obj.q.used) < RX_FRAGS_REFILL_WM)
  1161. be_post_rx_frags(adapter);
  1162. /* All consumed */
  1163. if (work_done < budget) {
  1164. napi_complete(napi);
  1165. be_cq_notify(adapter, rx_cq->id, true, work_done);
  1166. } else {
  1167. /* More to be consumed; continue with interrupts disabled */
  1168. be_cq_notify(adapter, rx_cq->id, false, work_done);
  1169. }
  1170. return work_done;
  1171. }
  1172. void be_process_tx(struct be_adapter *adapter)
  1173. {
  1174. struct be_queue_info *txq = &adapter->tx_obj.q;
  1175. struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
  1176. struct be_eth_tx_compl *txcp;
  1177. u32 num_cmpl = 0;
  1178. u16 end_idx;
  1179. while ((txcp = be_tx_compl_get(tx_cq))) {
  1180. end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
  1181. wrb_index, txcp);
  1182. be_tx_compl_process(adapter, end_idx);
  1183. num_cmpl++;
  1184. }
  1185. if (num_cmpl) {
  1186. be_cq_notify(adapter, tx_cq->id, true, num_cmpl);
  1187. /* As Tx wrbs have been freed up, wake up netdev queue if
  1188. * it was stopped due to lack of tx wrbs.
  1189. */
  1190. if (netif_queue_stopped(adapter->netdev) &&
  1191. atomic_read(&txq->used) < txq->len / 2) {
  1192. netif_wake_queue(adapter->netdev);
  1193. }
  1194. drvr_stats(adapter)->be_tx_events++;
  1195. drvr_stats(adapter)->be_tx_compl += num_cmpl;
  1196. }
  1197. }
  1198. /* As TX and MCC share the same EQ check for both TX and MCC completions.
  1199. * For TX/MCC we don't honour budget; consume everything
  1200. */
  1201. static int be_poll_tx_mcc(struct napi_struct *napi, int budget)
  1202. {
  1203. struct be_eq_obj *tx_eq = container_of(napi, struct be_eq_obj, napi);
  1204. struct be_adapter *adapter =
  1205. container_of(tx_eq, struct be_adapter, tx_eq);
  1206. napi_complete(napi);
  1207. be_process_tx(adapter);
  1208. be_process_mcc(adapter);
  1209. return 1;
  1210. }
  1211. static void be_worker(struct work_struct *work)
  1212. {
  1213. struct be_adapter *adapter =
  1214. container_of(work, struct be_adapter, work.work);
  1215. be_cmd_get_stats(adapter, &adapter->stats.cmd);
  1216. /* Set EQ delay */
  1217. be_rx_eqd_update(adapter);
  1218. be_tx_rate_update(adapter);
  1219. be_rx_rate_update(adapter);
  1220. if (adapter->rx_post_starved) {
  1221. adapter->rx_post_starved = false;
  1222. be_post_rx_frags(adapter);
  1223. }
  1224. schedule_delayed_work(&adapter->work, msecs_to_jiffies(1000));
  1225. }
  1226. static void be_msix_enable(struct be_adapter *adapter)
  1227. {
  1228. int i, status;
  1229. for (i = 0; i < BE_NUM_MSIX_VECTORS; i++)
  1230. adapter->msix_entries[i].entry = i;
  1231. status = pci_enable_msix(adapter->pdev, adapter->msix_entries,
  1232. BE_NUM_MSIX_VECTORS);
  1233. if (status == 0)
  1234. adapter->msix_enabled = true;
  1235. return;
  1236. }
  1237. static inline int be_msix_vec_get(struct be_adapter *adapter, u32 eq_id)
  1238. {
  1239. return adapter->msix_entries[
  1240. be_evt_bit_get(adapter, eq_id)].vector;
  1241. }
  1242. static int be_request_irq(struct be_adapter *adapter,
  1243. struct be_eq_obj *eq_obj,
  1244. void *handler, char *desc)
  1245. {
  1246. struct net_device *netdev = adapter->netdev;
  1247. int vec;
  1248. sprintf(eq_obj->desc, "%s-%s", netdev->name, desc);
  1249. vec = be_msix_vec_get(adapter, eq_obj->q.id);
  1250. return request_irq(vec, handler, 0, eq_obj->desc, adapter);
  1251. }
  1252. static void be_free_irq(struct be_adapter *adapter, struct be_eq_obj *eq_obj)
  1253. {
  1254. int vec = be_msix_vec_get(adapter, eq_obj->q.id);
  1255. free_irq(vec, adapter);
  1256. }
  1257. static int be_msix_register(struct be_adapter *adapter)
  1258. {
  1259. int status;
  1260. status = be_request_irq(adapter, &adapter->tx_eq, be_msix_tx_mcc, "tx");
  1261. if (status)
  1262. goto err;
  1263. status = be_request_irq(adapter, &adapter->rx_eq, be_msix_rx, "rx");
  1264. if (status)
  1265. goto free_tx_irq;
  1266. return 0;
  1267. free_tx_irq:
  1268. be_free_irq(adapter, &adapter->tx_eq);
  1269. err:
  1270. dev_warn(&adapter->pdev->dev,
  1271. "MSIX Request IRQ failed - err %d\n", status);
  1272. pci_disable_msix(adapter->pdev);
  1273. adapter->msix_enabled = false;
  1274. return status;
  1275. }
  1276. static int be_irq_register(struct be_adapter *adapter)
  1277. {
  1278. struct net_device *netdev = adapter->netdev;
  1279. int status;
  1280. if (adapter->msix_enabled) {
  1281. status = be_msix_register(adapter);
  1282. if (status == 0)
  1283. goto done;
  1284. }
  1285. /* INTx */
  1286. netdev->irq = adapter->pdev->irq;
  1287. status = request_irq(netdev->irq, be_intx, IRQF_SHARED, netdev->name,
  1288. adapter);
  1289. if (status) {
  1290. dev_err(&adapter->pdev->dev,
  1291. "INTx request IRQ failed - err %d\n", status);
  1292. return status;
  1293. }
  1294. done:
  1295. adapter->isr_registered = true;
  1296. return 0;
  1297. }
  1298. static void be_irq_unregister(struct be_adapter *adapter)
  1299. {
  1300. struct net_device *netdev = adapter->netdev;
  1301. if (!adapter->isr_registered)
  1302. return;
  1303. /* INTx */
  1304. if (!adapter->msix_enabled) {
  1305. free_irq(netdev->irq, adapter);
  1306. goto done;
  1307. }
  1308. /* MSIx */
  1309. be_free_irq(adapter, &adapter->tx_eq);
  1310. be_free_irq(adapter, &adapter->rx_eq);
  1311. done:
  1312. adapter->isr_registered = false;
  1313. return;
  1314. }
  1315. static int be_open(struct net_device *netdev)
  1316. {
  1317. struct be_adapter *adapter = netdev_priv(netdev);
  1318. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1319. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1320. bool link_up;
  1321. int status;
  1322. u8 mac_speed;
  1323. u16 link_speed;
  1324. /* First time posting */
  1325. be_post_rx_frags(adapter);
  1326. napi_enable(&rx_eq->napi);
  1327. napi_enable(&tx_eq->napi);
  1328. be_irq_register(adapter);
  1329. be_intr_set(adapter, true);
  1330. /* The evt queues are created in unarmed state; arm them */
  1331. be_eq_notify(adapter, rx_eq->q.id, true, false, 0);
  1332. be_eq_notify(adapter, tx_eq->q.id, true, false, 0);
  1333. /* Rx compl queue may be in unarmed state; rearm it */
  1334. be_cq_notify(adapter, adapter->rx_obj.cq.id, true, 0);
  1335. status = be_cmd_link_status_query(adapter, &link_up, &mac_speed,
  1336. &link_speed);
  1337. if (status)
  1338. goto ret_sts;
  1339. be_link_status_update(adapter, link_up);
  1340. status = be_vid_config(adapter);
  1341. if (status)
  1342. goto ret_sts;
  1343. status = be_cmd_set_flow_control(adapter,
  1344. adapter->tx_fc, adapter->rx_fc);
  1345. if (status)
  1346. goto ret_sts;
  1347. schedule_delayed_work(&adapter->work, msecs_to_jiffies(100));
  1348. ret_sts:
  1349. return status;
  1350. }
  1351. static int be_setup(struct be_adapter *adapter)
  1352. {
  1353. struct net_device *netdev = adapter->netdev;
  1354. u32 cap_flags, en_flags;
  1355. int status;
  1356. cap_flags = BE_IF_FLAGS_UNTAGGED | BE_IF_FLAGS_BROADCAST |
  1357. BE_IF_FLAGS_MCAST_PROMISCUOUS |
  1358. BE_IF_FLAGS_PROMISCUOUS |
  1359. BE_IF_FLAGS_PASS_L3L4_ERRORS;
  1360. en_flags = BE_IF_FLAGS_UNTAGGED | BE_IF_FLAGS_BROADCAST |
  1361. BE_IF_FLAGS_PASS_L3L4_ERRORS;
  1362. status = be_cmd_if_create(adapter, cap_flags, en_flags,
  1363. netdev->dev_addr, false/* pmac_invalid */,
  1364. &adapter->if_handle, &adapter->pmac_id);
  1365. if (status != 0)
  1366. goto do_none;
  1367. status = be_tx_queues_create(adapter);
  1368. if (status != 0)
  1369. goto if_destroy;
  1370. status = be_rx_queues_create(adapter);
  1371. if (status != 0)
  1372. goto tx_qs_destroy;
  1373. status = be_mcc_queues_create(adapter);
  1374. if (status != 0)
  1375. goto rx_qs_destroy;
  1376. return 0;
  1377. rx_qs_destroy:
  1378. be_rx_queues_destroy(adapter);
  1379. tx_qs_destroy:
  1380. be_tx_queues_destroy(adapter);
  1381. if_destroy:
  1382. be_cmd_if_destroy(adapter, adapter->if_handle);
  1383. do_none:
  1384. return status;
  1385. }
  1386. static int be_clear(struct be_adapter *adapter)
  1387. {
  1388. be_mcc_queues_destroy(adapter);
  1389. be_rx_queues_destroy(adapter);
  1390. be_tx_queues_destroy(adapter);
  1391. be_cmd_if_destroy(adapter, adapter->if_handle);
  1392. return 0;
  1393. }
  1394. static int be_close(struct net_device *netdev)
  1395. {
  1396. struct be_adapter *adapter = netdev_priv(netdev);
  1397. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1398. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1399. int vec;
  1400. cancel_delayed_work_sync(&adapter->work);
  1401. netif_stop_queue(netdev);
  1402. netif_carrier_off(netdev);
  1403. adapter->link_up = false;
  1404. be_intr_set(adapter, false);
  1405. if (adapter->msix_enabled) {
  1406. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1407. synchronize_irq(vec);
  1408. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1409. synchronize_irq(vec);
  1410. } else {
  1411. synchronize_irq(netdev->irq);
  1412. }
  1413. be_irq_unregister(adapter);
  1414. napi_disable(&rx_eq->napi);
  1415. napi_disable(&tx_eq->napi);
  1416. /* Wait for all pending tx completions to arrive so that
  1417. * all tx skbs are freed.
  1418. */
  1419. be_tx_compl_clean(adapter);
  1420. return 0;
  1421. }
  1422. #define FW_FILE_HDR_SIGN "ServerEngines Corp. "
  1423. char flash_cookie[2][16] = {"*** SE FLAS",
  1424. "H DIRECTORY *** "};
  1425. static bool be_flash_redboot(struct be_adapter *adapter,
  1426. const u8 *p)
  1427. {
  1428. u32 crc_offset;
  1429. u8 flashed_crc[4];
  1430. int status;
  1431. crc_offset = FLASH_REDBOOT_START + FLASH_REDBOOT_IMAGE_MAX_SIZE - 4
  1432. + sizeof(struct flash_file_hdr) - 32*1024;
  1433. p += crc_offset;
  1434. status = be_cmd_get_flash_crc(adapter, flashed_crc);
  1435. if (status) {
  1436. dev_err(&adapter->pdev->dev,
  1437. "could not get crc from flash, not flashing redboot\n");
  1438. return false;
  1439. }
  1440. /*update redboot only if crc does not match*/
  1441. if (!memcmp(flashed_crc, p, 4))
  1442. return false;
  1443. else
  1444. return true;
  1445. }
  1446. static int be_flash_image(struct be_adapter *adapter,
  1447. const struct firmware *fw,
  1448. struct be_dma_mem *flash_cmd, u32 flash_type)
  1449. {
  1450. int status;
  1451. u32 flash_op, image_offset = 0, total_bytes, image_size = 0;
  1452. int num_bytes;
  1453. const u8 *p = fw->data;
  1454. struct be_cmd_write_flashrom *req = flash_cmd->va;
  1455. switch (flash_type) {
  1456. case FLASHROM_TYPE_ISCSI_ACTIVE:
  1457. image_offset = FLASH_iSCSI_PRIMARY_IMAGE_START;
  1458. image_size = FLASH_IMAGE_MAX_SIZE;
  1459. break;
  1460. case FLASHROM_TYPE_ISCSI_BACKUP:
  1461. image_offset = FLASH_iSCSI_BACKUP_IMAGE_START;
  1462. image_size = FLASH_IMAGE_MAX_SIZE;
  1463. break;
  1464. case FLASHROM_TYPE_FCOE_FW_ACTIVE:
  1465. image_offset = FLASH_FCoE_PRIMARY_IMAGE_START;
  1466. image_size = FLASH_IMAGE_MAX_SIZE;
  1467. break;
  1468. case FLASHROM_TYPE_FCOE_FW_BACKUP:
  1469. image_offset = FLASH_FCoE_BACKUP_IMAGE_START;
  1470. image_size = FLASH_IMAGE_MAX_SIZE;
  1471. break;
  1472. case FLASHROM_TYPE_BIOS:
  1473. image_offset = FLASH_iSCSI_BIOS_START;
  1474. image_size = FLASH_BIOS_IMAGE_MAX_SIZE;
  1475. break;
  1476. case FLASHROM_TYPE_FCOE_BIOS:
  1477. image_offset = FLASH_FCoE_BIOS_START;
  1478. image_size = FLASH_BIOS_IMAGE_MAX_SIZE;
  1479. break;
  1480. case FLASHROM_TYPE_PXE_BIOS:
  1481. image_offset = FLASH_PXE_BIOS_START;
  1482. image_size = FLASH_BIOS_IMAGE_MAX_SIZE;
  1483. break;
  1484. case FLASHROM_TYPE_REDBOOT:
  1485. if (!be_flash_redboot(adapter, fw->data))
  1486. return 0;
  1487. image_offset = FLASH_REDBOOT_ISM_START;
  1488. image_size = FLASH_REDBOOT_IMAGE_MAX_SIZE;
  1489. break;
  1490. default:
  1491. return 0;
  1492. }
  1493. p += sizeof(struct flash_file_hdr) + image_offset;
  1494. if (p + image_size > fw->data + fw->size)
  1495. return -1;
  1496. total_bytes = image_size;
  1497. while (total_bytes) {
  1498. if (total_bytes > 32*1024)
  1499. num_bytes = 32*1024;
  1500. else
  1501. num_bytes = total_bytes;
  1502. total_bytes -= num_bytes;
  1503. if (!total_bytes)
  1504. flash_op = FLASHROM_OPER_FLASH;
  1505. else
  1506. flash_op = FLASHROM_OPER_SAVE;
  1507. memcpy(req->params.data_buf, p, num_bytes);
  1508. p += num_bytes;
  1509. status = be_cmd_write_flashrom(adapter, flash_cmd,
  1510. flash_type, flash_op, num_bytes);
  1511. if (status) {
  1512. dev_err(&adapter->pdev->dev,
  1513. "cmd to write to flash rom failed. type/op %d/%d\n",
  1514. flash_type, flash_op);
  1515. return -1;
  1516. }
  1517. yield();
  1518. }
  1519. return 0;
  1520. }
  1521. int be_load_fw(struct be_adapter *adapter, u8 *func)
  1522. {
  1523. char fw_file[ETHTOOL_FLASH_MAX_FILENAME];
  1524. const struct firmware *fw;
  1525. struct flash_file_hdr *fhdr;
  1526. struct flash_section_info *fsec = NULL;
  1527. struct be_dma_mem flash_cmd;
  1528. int status;
  1529. const u8 *p;
  1530. bool entry_found = false;
  1531. int flash_type;
  1532. char fw_ver[FW_VER_LEN];
  1533. char fw_cfg;
  1534. status = be_cmd_get_fw_ver(adapter, fw_ver);
  1535. if (status)
  1536. return status;
  1537. fw_cfg = *(fw_ver + 2);
  1538. if (fw_cfg == '0')
  1539. fw_cfg = '1';
  1540. strcpy(fw_file, func);
  1541. status = request_firmware(&fw, fw_file, &adapter->pdev->dev);
  1542. if (status)
  1543. goto fw_exit;
  1544. p = fw->data;
  1545. fhdr = (struct flash_file_hdr *) p;
  1546. if (memcmp(fhdr->sign, FW_FILE_HDR_SIGN, strlen(FW_FILE_HDR_SIGN))) {
  1547. dev_err(&adapter->pdev->dev,
  1548. "Firmware(%s) load error (signature did not match)\n",
  1549. fw_file);
  1550. status = -1;
  1551. goto fw_exit;
  1552. }
  1553. dev_info(&adapter->pdev->dev, "Flashing firmware file %s\n", fw_file);
  1554. p += sizeof(struct flash_file_hdr);
  1555. while (p < (fw->data + fw->size)) {
  1556. fsec = (struct flash_section_info *)p;
  1557. if (!memcmp(flash_cookie, fsec->cookie, sizeof(flash_cookie))) {
  1558. entry_found = true;
  1559. break;
  1560. }
  1561. p += 32;
  1562. }
  1563. if (!entry_found) {
  1564. status = -1;
  1565. dev_err(&adapter->pdev->dev,
  1566. "Flash cookie not found in firmware image\n");
  1567. goto fw_exit;
  1568. }
  1569. flash_cmd.size = sizeof(struct be_cmd_write_flashrom) + 32*1024;
  1570. flash_cmd.va = pci_alloc_consistent(adapter->pdev, flash_cmd.size,
  1571. &flash_cmd.dma);
  1572. if (!flash_cmd.va) {
  1573. status = -ENOMEM;
  1574. dev_err(&adapter->pdev->dev,
  1575. "Memory allocation failure while flashing\n");
  1576. goto fw_exit;
  1577. }
  1578. for (flash_type = FLASHROM_TYPE_ISCSI_ACTIVE;
  1579. flash_type <= FLASHROM_TYPE_FCOE_FW_BACKUP; flash_type++) {
  1580. status = be_flash_image(adapter, fw, &flash_cmd,
  1581. flash_type);
  1582. if (status)
  1583. break;
  1584. }
  1585. pci_free_consistent(adapter->pdev, flash_cmd.size, flash_cmd.va,
  1586. flash_cmd.dma);
  1587. if (status) {
  1588. dev_err(&adapter->pdev->dev, "Firmware load error\n");
  1589. goto fw_exit;
  1590. }
  1591. dev_info(&adapter->pdev->dev, "Firmware flashed succesfully\n");
  1592. fw_exit:
  1593. release_firmware(fw);
  1594. return status;
  1595. }
  1596. static struct net_device_ops be_netdev_ops = {
  1597. .ndo_open = be_open,
  1598. .ndo_stop = be_close,
  1599. .ndo_start_xmit = be_xmit,
  1600. .ndo_get_stats = be_get_stats,
  1601. .ndo_set_rx_mode = be_set_multicast_list,
  1602. .ndo_set_mac_address = be_mac_addr_set,
  1603. .ndo_change_mtu = be_change_mtu,
  1604. .ndo_validate_addr = eth_validate_addr,
  1605. .ndo_vlan_rx_register = be_vlan_register,
  1606. .ndo_vlan_rx_add_vid = be_vlan_add_vid,
  1607. .ndo_vlan_rx_kill_vid = be_vlan_rem_vid,
  1608. };
  1609. static void be_netdev_init(struct net_device *netdev)
  1610. {
  1611. struct be_adapter *adapter = netdev_priv(netdev);
  1612. netdev->features |= NETIF_F_SG | NETIF_F_HW_VLAN_RX | NETIF_F_TSO |
  1613. NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_FILTER | NETIF_F_HW_CSUM |
  1614. NETIF_F_GRO;
  1615. netdev->flags |= IFF_MULTICAST;
  1616. adapter->rx_csum = true;
  1617. /* Default settings for Rx and Tx flow control */
  1618. adapter->rx_fc = true;
  1619. adapter->tx_fc = true;
  1620. netif_set_gso_max_size(netdev, 65535);
  1621. BE_SET_NETDEV_OPS(netdev, &be_netdev_ops);
  1622. SET_ETHTOOL_OPS(netdev, &be_ethtool_ops);
  1623. netif_napi_add(netdev, &adapter->rx_eq.napi, be_poll_rx,
  1624. BE_NAPI_WEIGHT);
  1625. netif_napi_add(netdev, &adapter->tx_eq.napi, be_poll_tx_mcc,
  1626. BE_NAPI_WEIGHT);
  1627. netif_carrier_off(netdev);
  1628. netif_stop_queue(netdev);
  1629. }
  1630. static void be_unmap_pci_bars(struct be_adapter *adapter)
  1631. {
  1632. if (adapter->csr)
  1633. iounmap(adapter->csr);
  1634. if (adapter->db)
  1635. iounmap(adapter->db);
  1636. if (adapter->pcicfg)
  1637. iounmap(adapter->pcicfg);
  1638. }
  1639. static int be_map_pci_bars(struct be_adapter *adapter)
  1640. {
  1641. u8 __iomem *addr;
  1642. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 2),
  1643. pci_resource_len(adapter->pdev, 2));
  1644. if (addr == NULL)
  1645. return -ENOMEM;
  1646. adapter->csr = addr;
  1647. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 4),
  1648. 128 * 1024);
  1649. if (addr == NULL)
  1650. goto pci_map_err;
  1651. adapter->db = addr;
  1652. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 1),
  1653. pci_resource_len(adapter->pdev, 1));
  1654. if (addr == NULL)
  1655. goto pci_map_err;
  1656. adapter->pcicfg = addr;
  1657. return 0;
  1658. pci_map_err:
  1659. be_unmap_pci_bars(adapter);
  1660. return -ENOMEM;
  1661. }
  1662. static void be_ctrl_cleanup(struct be_adapter *adapter)
  1663. {
  1664. struct be_dma_mem *mem = &adapter->mbox_mem_alloced;
  1665. be_unmap_pci_bars(adapter);
  1666. if (mem->va)
  1667. pci_free_consistent(adapter->pdev, mem->size,
  1668. mem->va, mem->dma);
  1669. mem = &adapter->mc_cmd_mem;
  1670. if (mem->va)
  1671. pci_free_consistent(adapter->pdev, mem->size,
  1672. mem->va, mem->dma);
  1673. }
  1674. static int be_ctrl_init(struct be_adapter *adapter)
  1675. {
  1676. struct be_dma_mem *mbox_mem_alloc = &adapter->mbox_mem_alloced;
  1677. struct be_dma_mem *mbox_mem_align = &adapter->mbox_mem;
  1678. struct be_dma_mem *mc_cmd_mem = &adapter->mc_cmd_mem;
  1679. int status;
  1680. status = be_map_pci_bars(adapter);
  1681. if (status)
  1682. goto done;
  1683. mbox_mem_alloc->size = sizeof(struct be_mcc_mailbox) + 16;
  1684. mbox_mem_alloc->va = pci_alloc_consistent(adapter->pdev,
  1685. mbox_mem_alloc->size, &mbox_mem_alloc->dma);
  1686. if (!mbox_mem_alloc->va) {
  1687. status = -ENOMEM;
  1688. goto unmap_pci_bars;
  1689. }
  1690. mbox_mem_align->size = sizeof(struct be_mcc_mailbox);
  1691. mbox_mem_align->va = PTR_ALIGN(mbox_mem_alloc->va, 16);
  1692. mbox_mem_align->dma = PTR_ALIGN(mbox_mem_alloc->dma, 16);
  1693. memset(mbox_mem_align->va, 0, sizeof(struct be_mcc_mailbox));
  1694. mc_cmd_mem->size = sizeof(struct be_cmd_req_mcast_mac_config);
  1695. mc_cmd_mem->va = pci_alloc_consistent(adapter->pdev, mc_cmd_mem->size,
  1696. &mc_cmd_mem->dma);
  1697. if (mc_cmd_mem->va == NULL) {
  1698. status = -ENOMEM;
  1699. goto free_mbox;
  1700. }
  1701. memset(mc_cmd_mem->va, 0, mc_cmd_mem->size);
  1702. spin_lock_init(&adapter->mbox_lock);
  1703. spin_lock_init(&adapter->mcc_lock);
  1704. spin_lock_init(&adapter->mcc_cq_lock);
  1705. return 0;
  1706. free_mbox:
  1707. pci_free_consistent(adapter->pdev, mbox_mem_alloc->size,
  1708. mbox_mem_alloc->va, mbox_mem_alloc->dma);
  1709. unmap_pci_bars:
  1710. be_unmap_pci_bars(adapter);
  1711. done:
  1712. return status;
  1713. }
  1714. static void be_stats_cleanup(struct be_adapter *adapter)
  1715. {
  1716. struct be_stats_obj *stats = &adapter->stats;
  1717. struct be_dma_mem *cmd = &stats->cmd;
  1718. if (cmd->va)
  1719. pci_free_consistent(adapter->pdev, cmd->size,
  1720. cmd->va, cmd->dma);
  1721. }
  1722. static int be_stats_init(struct be_adapter *adapter)
  1723. {
  1724. struct be_stats_obj *stats = &adapter->stats;
  1725. struct be_dma_mem *cmd = &stats->cmd;
  1726. cmd->size = sizeof(struct be_cmd_req_get_stats);
  1727. cmd->va = pci_alloc_consistent(adapter->pdev, cmd->size, &cmd->dma);
  1728. if (cmd->va == NULL)
  1729. return -1;
  1730. return 0;
  1731. }
  1732. static void __devexit be_remove(struct pci_dev *pdev)
  1733. {
  1734. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1735. if (!adapter)
  1736. return;
  1737. unregister_netdev(adapter->netdev);
  1738. be_clear(adapter);
  1739. be_stats_cleanup(adapter);
  1740. be_ctrl_cleanup(adapter);
  1741. if (adapter->msix_enabled) {
  1742. pci_disable_msix(adapter->pdev);
  1743. adapter->msix_enabled = false;
  1744. }
  1745. pci_set_drvdata(pdev, NULL);
  1746. pci_release_regions(pdev);
  1747. pci_disable_device(pdev);
  1748. free_netdev(adapter->netdev);
  1749. }
  1750. static int be_hw_up(struct be_adapter *adapter)
  1751. {
  1752. int status;
  1753. status = be_cmd_POST(adapter);
  1754. if (status)
  1755. return status;
  1756. status = be_cmd_reset_function(adapter);
  1757. if (status)
  1758. return status;
  1759. status = be_cmd_get_fw_ver(adapter, adapter->fw_ver);
  1760. if (status)
  1761. return status;
  1762. status = be_cmd_query_fw_cfg(adapter,
  1763. &adapter->port_num, &adapter->cap);
  1764. return status;
  1765. }
  1766. static int __devinit be_probe(struct pci_dev *pdev,
  1767. const struct pci_device_id *pdev_id)
  1768. {
  1769. int status = 0;
  1770. struct be_adapter *adapter;
  1771. struct net_device *netdev;
  1772. u8 mac[ETH_ALEN];
  1773. status = pci_enable_device(pdev);
  1774. if (status)
  1775. goto do_none;
  1776. status = pci_request_regions(pdev, DRV_NAME);
  1777. if (status)
  1778. goto disable_dev;
  1779. pci_set_master(pdev);
  1780. netdev = alloc_etherdev(sizeof(struct be_adapter));
  1781. if (netdev == NULL) {
  1782. status = -ENOMEM;
  1783. goto rel_reg;
  1784. }
  1785. adapter = netdev_priv(netdev);
  1786. adapter->pdev = pdev;
  1787. pci_set_drvdata(pdev, adapter);
  1788. adapter->netdev = netdev;
  1789. be_msix_enable(adapter);
  1790. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
  1791. if (!status) {
  1792. netdev->features |= NETIF_F_HIGHDMA;
  1793. } else {
  1794. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  1795. if (status) {
  1796. dev_err(&pdev->dev, "Could not set PCI DMA Mask\n");
  1797. goto free_netdev;
  1798. }
  1799. }
  1800. status = be_ctrl_init(adapter);
  1801. if (status)
  1802. goto free_netdev;
  1803. status = be_stats_init(adapter);
  1804. if (status)
  1805. goto ctrl_clean;
  1806. status = be_hw_up(adapter);
  1807. if (status)
  1808. goto stats_clean;
  1809. status = be_cmd_mac_addr_query(adapter, mac, MAC_ADDRESS_TYPE_NETWORK,
  1810. true /* permanent */, 0);
  1811. if (status)
  1812. goto stats_clean;
  1813. memcpy(netdev->dev_addr, mac, ETH_ALEN);
  1814. INIT_DELAYED_WORK(&adapter->work, be_worker);
  1815. be_netdev_init(netdev);
  1816. SET_NETDEV_DEV(netdev, &adapter->pdev->dev);
  1817. status = be_setup(adapter);
  1818. if (status)
  1819. goto stats_clean;
  1820. status = register_netdev(netdev);
  1821. if (status != 0)
  1822. goto unsetup;
  1823. dev_info(&pdev->dev, "%s port %d\n", nic_name(pdev), adapter->port_num);
  1824. return 0;
  1825. unsetup:
  1826. be_clear(adapter);
  1827. stats_clean:
  1828. be_stats_cleanup(adapter);
  1829. ctrl_clean:
  1830. be_ctrl_cleanup(adapter);
  1831. free_netdev:
  1832. free_netdev(adapter->netdev);
  1833. rel_reg:
  1834. pci_release_regions(pdev);
  1835. disable_dev:
  1836. pci_disable_device(pdev);
  1837. do_none:
  1838. dev_err(&pdev->dev, "%s initialization failed\n", nic_name(pdev));
  1839. return status;
  1840. }
  1841. static int be_suspend(struct pci_dev *pdev, pm_message_t state)
  1842. {
  1843. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1844. struct net_device *netdev = adapter->netdev;
  1845. netif_device_detach(netdev);
  1846. if (netif_running(netdev)) {
  1847. rtnl_lock();
  1848. be_close(netdev);
  1849. rtnl_unlock();
  1850. }
  1851. be_cmd_get_flow_control(adapter, &adapter->tx_fc, &adapter->rx_fc);
  1852. be_clear(adapter);
  1853. pci_save_state(pdev);
  1854. pci_disable_device(pdev);
  1855. pci_set_power_state(pdev, pci_choose_state(pdev, state));
  1856. return 0;
  1857. }
  1858. static int be_resume(struct pci_dev *pdev)
  1859. {
  1860. int status = 0;
  1861. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1862. struct net_device *netdev = adapter->netdev;
  1863. netif_device_detach(netdev);
  1864. status = pci_enable_device(pdev);
  1865. if (status)
  1866. return status;
  1867. pci_set_power_state(pdev, 0);
  1868. pci_restore_state(pdev);
  1869. be_setup(adapter);
  1870. if (netif_running(netdev)) {
  1871. rtnl_lock();
  1872. be_open(netdev);
  1873. rtnl_unlock();
  1874. }
  1875. netif_device_attach(netdev);
  1876. return 0;
  1877. }
  1878. static struct pci_driver be_driver = {
  1879. .name = DRV_NAME,
  1880. .id_table = be_dev_ids,
  1881. .probe = be_probe,
  1882. .remove = be_remove,
  1883. .suspend = be_suspend,
  1884. .resume = be_resume
  1885. };
  1886. static int __init be_init_module(void)
  1887. {
  1888. if (rx_frag_size != 8192 && rx_frag_size != 4096
  1889. && rx_frag_size != 2048) {
  1890. printk(KERN_WARNING DRV_NAME
  1891. " : Module param rx_frag_size must be 2048/4096/8192."
  1892. " Using 2048\n");
  1893. rx_frag_size = 2048;
  1894. }
  1895. return pci_register_driver(&be_driver);
  1896. }
  1897. module_init(be_init_module);
  1898. static void __exit be_exit_module(void)
  1899. {
  1900. pci_unregister_driver(&be_driver);
  1901. }
  1902. module_exit(be_exit_module);