core-iso.c 8.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329
  1. /*
  2. * Isochronous I/O functionality:
  3. * - Isochronous DMA context management
  4. * - Isochronous bus resource management (channels, bandwidth), client side
  5. *
  6. * Copyright (C) 2006 Kristian Hoegsberg <krh@bitplanet.net>
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software Foundation,
  20. * Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  21. */
  22. #include <linux/dma-mapping.h>
  23. #include <linux/errno.h>
  24. #include <linux/firewire.h>
  25. #include <linux/firewire-constants.h>
  26. #include <linux/kernel.h>
  27. #include <linux/mm.h>
  28. #include <linux/spinlock.h>
  29. #include <linux/vmalloc.h>
  30. #include <asm/byteorder.h>
  31. #include "core.h"
  32. /*
  33. * Isochronous DMA context management
  34. */
  35. int fw_iso_buffer_init(struct fw_iso_buffer *buffer, struct fw_card *card,
  36. int page_count, enum dma_data_direction direction)
  37. {
  38. int i, j;
  39. dma_addr_t address;
  40. buffer->page_count = page_count;
  41. buffer->direction = direction;
  42. buffer->pages = kmalloc(page_count * sizeof(buffer->pages[0]),
  43. GFP_KERNEL);
  44. if (buffer->pages == NULL)
  45. goto out;
  46. for (i = 0; i < buffer->page_count; i++) {
  47. buffer->pages[i] = alloc_page(GFP_KERNEL | GFP_DMA32 | __GFP_ZERO);
  48. if (buffer->pages[i] == NULL)
  49. goto out_pages;
  50. address = dma_map_page(card->device, buffer->pages[i],
  51. 0, PAGE_SIZE, direction);
  52. if (dma_mapping_error(card->device, address)) {
  53. __free_page(buffer->pages[i]);
  54. goto out_pages;
  55. }
  56. set_page_private(buffer->pages[i], address);
  57. }
  58. return 0;
  59. out_pages:
  60. for (j = 0; j < i; j++) {
  61. address = page_private(buffer->pages[j]);
  62. dma_unmap_page(card->device, address,
  63. PAGE_SIZE, DMA_TO_DEVICE);
  64. __free_page(buffer->pages[j]);
  65. }
  66. kfree(buffer->pages);
  67. out:
  68. buffer->pages = NULL;
  69. return -ENOMEM;
  70. }
  71. int fw_iso_buffer_map(struct fw_iso_buffer *buffer, struct vm_area_struct *vma)
  72. {
  73. unsigned long uaddr;
  74. int i, err;
  75. uaddr = vma->vm_start;
  76. for (i = 0; i < buffer->page_count; i++) {
  77. err = vm_insert_page(vma, uaddr, buffer->pages[i]);
  78. if (err)
  79. return err;
  80. uaddr += PAGE_SIZE;
  81. }
  82. return 0;
  83. }
  84. void fw_iso_buffer_destroy(struct fw_iso_buffer *buffer,
  85. struct fw_card *card)
  86. {
  87. int i;
  88. dma_addr_t address;
  89. for (i = 0; i < buffer->page_count; i++) {
  90. address = page_private(buffer->pages[i]);
  91. dma_unmap_page(card->device, address,
  92. PAGE_SIZE, DMA_TO_DEVICE);
  93. __free_page(buffer->pages[i]);
  94. }
  95. kfree(buffer->pages);
  96. buffer->pages = NULL;
  97. }
  98. struct fw_iso_context *fw_iso_context_create(struct fw_card *card,
  99. int type, int channel, int speed, size_t header_size,
  100. fw_iso_callback_t callback, void *callback_data)
  101. {
  102. struct fw_iso_context *ctx;
  103. ctx = card->driver->allocate_iso_context(card,
  104. type, channel, header_size);
  105. if (IS_ERR(ctx))
  106. return ctx;
  107. ctx->card = card;
  108. ctx->type = type;
  109. ctx->channel = channel;
  110. ctx->speed = speed;
  111. ctx->header_size = header_size;
  112. ctx->callback = callback;
  113. ctx->callback_data = callback_data;
  114. return ctx;
  115. }
  116. void fw_iso_context_destroy(struct fw_iso_context *ctx)
  117. {
  118. struct fw_card *card = ctx->card;
  119. card->driver->free_iso_context(ctx);
  120. }
  121. int fw_iso_context_start(struct fw_iso_context *ctx,
  122. int cycle, int sync, int tags)
  123. {
  124. return ctx->card->driver->start_iso(ctx, cycle, sync, tags);
  125. }
  126. int fw_iso_context_queue(struct fw_iso_context *ctx,
  127. struct fw_iso_packet *packet,
  128. struct fw_iso_buffer *buffer,
  129. unsigned long payload)
  130. {
  131. struct fw_card *card = ctx->card;
  132. return card->driver->queue_iso(ctx, packet, buffer, payload);
  133. }
  134. int fw_iso_context_stop(struct fw_iso_context *ctx)
  135. {
  136. return ctx->card->driver->stop_iso(ctx);
  137. }
  138. /*
  139. * Isochronous bus resource management (channels, bandwidth), client side
  140. */
  141. static int manage_bandwidth(struct fw_card *card, int irm_id, int generation,
  142. int bandwidth, bool allocate)
  143. {
  144. __be32 data[2];
  145. int try, new, old = allocate ? BANDWIDTH_AVAILABLE_INITIAL : 0;
  146. /*
  147. * On a 1394a IRM with low contention, try < 1 is enough.
  148. * On a 1394-1995 IRM, we need at least try < 2.
  149. * Let's just do try < 5.
  150. */
  151. for (try = 0; try < 5; try++) {
  152. new = allocate ? old - bandwidth : old + bandwidth;
  153. if (new < 0 || new > BANDWIDTH_AVAILABLE_INITIAL)
  154. break;
  155. data[0] = cpu_to_be32(old);
  156. data[1] = cpu_to_be32(new);
  157. switch (fw_run_transaction(card, TCODE_LOCK_COMPARE_SWAP,
  158. irm_id, generation, SCODE_100,
  159. CSR_REGISTER_BASE + CSR_BANDWIDTH_AVAILABLE,
  160. data, sizeof(data))) {
  161. case RCODE_GENERATION:
  162. /* A generation change frees all bandwidth. */
  163. return allocate ? -EAGAIN : bandwidth;
  164. case RCODE_COMPLETE:
  165. if (be32_to_cpup(data) == old)
  166. return bandwidth;
  167. old = be32_to_cpup(data);
  168. /* Fall through. */
  169. }
  170. }
  171. return -EIO;
  172. }
  173. static int manage_channel(struct fw_card *card, int irm_id, int generation,
  174. u32 channels_mask, u64 offset, bool allocate)
  175. {
  176. __be32 data[2], c, all, old;
  177. int i, retry = 5;
  178. old = all = allocate ? cpu_to_be32(~0) : 0;
  179. for (i = 0; i < 32; i++) {
  180. if (!(channels_mask & 1 << i))
  181. continue;
  182. c = cpu_to_be32(1 << (31 - i));
  183. if ((old & c) != (all & c))
  184. continue;
  185. data[0] = old;
  186. data[1] = old ^ c;
  187. switch (fw_run_transaction(card, TCODE_LOCK_COMPARE_SWAP,
  188. irm_id, generation, SCODE_100,
  189. offset, data, sizeof(data))) {
  190. case RCODE_GENERATION:
  191. /* A generation change frees all channels. */
  192. return allocate ? -EAGAIN : i;
  193. case RCODE_COMPLETE:
  194. if (data[0] == old)
  195. return i;
  196. old = data[0];
  197. /* Is the IRM 1394a-2000 compliant? */
  198. if ((data[0] & c) == (data[1] & c))
  199. continue;
  200. /* 1394-1995 IRM, fall through to retry. */
  201. default:
  202. if (retry--)
  203. i--;
  204. }
  205. }
  206. return -EIO;
  207. }
  208. static void deallocate_channel(struct fw_card *card, int irm_id,
  209. int generation, int channel)
  210. {
  211. u32 mask;
  212. u64 offset;
  213. mask = channel < 32 ? 1 << channel : 1 << (channel - 32);
  214. offset = channel < 32 ? CSR_REGISTER_BASE + CSR_CHANNELS_AVAILABLE_HI :
  215. CSR_REGISTER_BASE + CSR_CHANNELS_AVAILABLE_LO;
  216. manage_channel(card, irm_id, generation, mask, offset, false);
  217. }
  218. /**
  219. * fw_iso_resource_manage - Allocate or deallocate a channel and/or bandwidth
  220. *
  221. * In parameters: card, generation, channels_mask, bandwidth, allocate
  222. * Out parameters: channel, bandwidth
  223. * This function blocks (sleeps) during communication with the IRM.
  224. *
  225. * Allocates or deallocates at most one channel out of channels_mask.
  226. * channels_mask is a bitfield with MSB for channel 63 and LSB for channel 0.
  227. * (Note, the IRM's CHANNELS_AVAILABLE is a big-endian bitfield with MSB for
  228. * channel 0 and LSB for channel 63.)
  229. * Allocates or deallocates as many bandwidth allocation units as specified.
  230. *
  231. * Returns channel < 0 if no channel was allocated or deallocated.
  232. * Returns bandwidth = 0 if no bandwidth was allocated or deallocated.
  233. *
  234. * If generation is stale, deallocations succeed but allocations fail with
  235. * channel = -EAGAIN.
  236. *
  237. * If channel allocation fails, no bandwidth will be allocated either.
  238. * If bandwidth allocation fails, no channel will be allocated either.
  239. * But deallocations of channel and bandwidth are tried independently
  240. * of each other's success.
  241. */
  242. void fw_iso_resource_manage(struct fw_card *card, int generation,
  243. u64 channels_mask, int *channel, int *bandwidth,
  244. bool allocate)
  245. {
  246. u32 channels_hi = channels_mask; /* channels 31...0 */
  247. u32 channels_lo = channels_mask >> 32; /* channels 63...32 */
  248. int irm_id, ret, c = -EINVAL;
  249. spin_lock_irq(&card->lock);
  250. irm_id = card->irm_node->node_id;
  251. spin_unlock_irq(&card->lock);
  252. if (channels_hi)
  253. c = manage_channel(card, irm_id, generation, channels_hi,
  254. CSR_REGISTER_BASE + CSR_CHANNELS_AVAILABLE_HI, allocate);
  255. if (channels_lo && c < 0) {
  256. c = manage_channel(card, irm_id, generation, channels_lo,
  257. CSR_REGISTER_BASE + CSR_CHANNELS_AVAILABLE_LO, allocate);
  258. if (c >= 0)
  259. c += 32;
  260. }
  261. *channel = c;
  262. if (allocate && channels_mask != 0 && c < 0)
  263. *bandwidth = 0;
  264. if (*bandwidth == 0)
  265. return;
  266. ret = manage_bandwidth(card, irm_id, generation, *bandwidth, allocate);
  267. if (ret < 0)
  268. *bandwidth = 0;
  269. if (allocate && ret < 0 && c >= 0) {
  270. deallocate_channel(card, irm_id, generation, c);
  271. *channel = ret;
  272. }
  273. }