ice1724.c 72 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636
  1. /*
  2. * ALSA driver for VT1724 ICEnsemble ICE1724 / VIA VT1724 (Envy24HT)
  3. * VIA VT1720 (Envy24PT)
  4. *
  5. * Copyright (c) 2000 Jaroslav Kysela <perex@perex.cz>
  6. * 2002 James Stafford <jstafford@ampltd.com>
  7. * 2003 Takashi Iwai <tiwai@suse.de>
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  22. *
  23. */
  24. #include <linux/io.h>
  25. #include <linux/delay.h>
  26. #include <linux/interrupt.h>
  27. #include <linux/init.h>
  28. #include <linux/pci.h>
  29. #include <linux/slab.h>
  30. #include <linux/moduleparam.h>
  31. #include <linux/mutex.h>
  32. #include <sound/core.h>
  33. #include <sound/info.h>
  34. #include <sound/rawmidi.h>
  35. #include <sound/initval.h>
  36. #include <sound/asoundef.h>
  37. #include "ice1712.h"
  38. #include "envy24ht.h"
  39. /* lowlevel routines */
  40. #include "amp.h"
  41. #include "revo.h"
  42. #include "aureon.h"
  43. #include "vt1720_mobo.h"
  44. #include "pontis.h"
  45. #include "prodigy192.h"
  46. #include "prodigy_hifi.h"
  47. #include "juli.h"
  48. #include "phase.h"
  49. #include "wtm.h"
  50. #include "se.h"
  51. MODULE_AUTHOR("Jaroslav Kysela <perex@perex.cz>");
  52. MODULE_DESCRIPTION("VIA ICEnsemble ICE1724/1720 (Envy24HT/PT)");
  53. MODULE_LICENSE("GPL");
  54. MODULE_SUPPORTED_DEVICE("{"
  55. REVO_DEVICE_DESC
  56. AMP_AUDIO2000_DEVICE_DESC
  57. AUREON_DEVICE_DESC
  58. VT1720_MOBO_DEVICE_DESC
  59. PONTIS_DEVICE_DESC
  60. PRODIGY192_DEVICE_DESC
  61. PRODIGY_HIFI_DEVICE_DESC
  62. JULI_DEVICE_DESC
  63. PHASE_DEVICE_DESC
  64. WTM_DEVICE_DESC
  65. SE_DEVICE_DESC
  66. "{VIA,VT1720},"
  67. "{VIA,VT1724},"
  68. "{ICEnsemble,Generic ICE1724},"
  69. "{ICEnsemble,Generic Envy24HT}"
  70. "{ICEnsemble,Generic Envy24PT}}");
  71. static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 0-MAX */
  72. static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR; /* ID for this card */
  73. static int enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP; /* Enable this card */
  74. static char *model[SNDRV_CARDS];
  75. module_param_array(index, int, NULL, 0444);
  76. MODULE_PARM_DESC(index, "Index value for ICE1724 soundcard.");
  77. module_param_array(id, charp, NULL, 0444);
  78. MODULE_PARM_DESC(id, "ID string for ICE1724 soundcard.");
  79. module_param_array(enable, bool, NULL, 0444);
  80. MODULE_PARM_DESC(enable, "Enable ICE1724 soundcard.");
  81. module_param_array(model, charp, NULL, 0444);
  82. MODULE_PARM_DESC(model, "Use the given board model.");
  83. /* Both VT1720 and VT1724 have the same PCI IDs */
  84. static const struct pci_device_id snd_vt1724_ids[] = {
  85. { PCI_VENDOR_ID_ICE, PCI_DEVICE_ID_VT1724, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
  86. { 0, }
  87. };
  88. MODULE_DEVICE_TABLE(pci, snd_vt1724_ids);
  89. static int PRO_RATE_LOCKED;
  90. static int PRO_RATE_RESET = 1;
  91. static unsigned int PRO_RATE_DEFAULT = 44100;
  92. /*
  93. * Basic I/O
  94. */
  95. /*
  96. * default rates, default clock routines
  97. */
  98. /* check whether the clock mode is spdif-in */
  99. static inline int stdclock_is_spdif_master(struct snd_ice1712 *ice)
  100. {
  101. return (inb(ICEMT1724(ice, RATE)) & VT1724_SPDIF_MASTER) ? 1 : 0;
  102. }
  103. static inline int is_pro_rate_locked(struct snd_ice1712 *ice)
  104. {
  105. return ice->is_spdif_master(ice) || PRO_RATE_LOCKED;
  106. }
  107. /*
  108. * ac97 section
  109. */
  110. static unsigned char snd_vt1724_ac97_ready(struct snd_ice1712 *ice)
  111. {
  112. unsigned char old_cmd;
  113. int tm;
  114. for (tm = 0; tm < 0x10000; tm++) {
  115. old_cmd = inb(ICEMT1724(ice, AC97_CMD));
  116. if (old_cmd & (VT1724_AC97_WRITE | VT1724_AC97_READ))
  117. continue;
  118. if (!(old_cmd & VT1724_AC97_READY))
  119. continue;
  120. return old_cmd;
  121. }
  122. snd_printd(KERN_ERR "snd_vt1724_ac97_ready: timeout\n");
  123. return old_cmd;
  124. }
  125. static int snd_vt1724_ac97_wait_bit(struct snd_ice1712 *ice, unsigned char bit)
  126. {
  127. int tm;
  128. for (tm = 0; tm < 0x10000; tm++)
  129. if ((inb(ICEMT1724(ice, AC97_CMD)) & bit) == 0)
  130. return 0;
  131. snd_printd(KERN_ERR "snd_vt1724_ac97_wait_bit: timeout\n");
  132. return -EIO;
  133. }
  134. static void snd_vt1724_ac97_write(struct snd_ac97 *ac97,
  135. unsigned short reg,
  136. unsigned short val)
  137. {
  138. struct snd_ice1712 *ice = ac97->private_data;
  139. unsigned char old_cmd;
  140. old_cmd = snd_vt1724_ac97_ready(ice);
  141. old_cmd &= ~VT1724_AC97_ID_MASK;
  142. old_cmd |= ac97->num;
  143. outb(reg, ICEMT1724(ice, AC97_INDEX));
  144. outw(val, ICEMT1724(ice, AC97_DATA));
  145. outb(old_cmd | VT1724_AC97_WRITE, ICEMT1724(ice, AC97_CMD));
  146. snd_vt1724_ac97_wait_bit(ice, VT1724_AC97_WRITE);
  147. }
  148. static unsigned short snd_vt1724_ac97_read(struct snd_ac97 *ac97, unsigned short reg)
  149. {
  150. struct snd_ice1712 *ice = ac97->private_data;
  151. unsigned char old_cmd;
  152. old_cmd = snd_vt1724_ac97_ready(ice);
  153. old_cmd &= ~VT1724_AC97_ID_MASK;
  154. old_cmd |= ac97->num;
  155. outb(reg, ICEMT1724(ice, AC97_INDEX));
  156. outb(old_cmd | VT1724_AC97_READ, ICEMT1724(ice, AC97_CMD));
  157. if (snd_vt1724_ac97_wait_bit(ice, VT1724_AC97_READ) < 0)
  158. return ~0;
  159. return inw(ICEMT1724(ice, AC97_DATA));
  160. }
  161. /*
  162. * GPIO operations
  163. */
  164. /* set gpio direction 0 = read, 1 = write */
  165. static void snd_vt1724_set_gpio_dir(struct snd_ice1712 *ice, unsigned int data)
  166. {
  167. outl(data, ICEREG1724(ice, GPIO_DIRECTION));
  168. inw(ICEREG1724(ice, GPIO_DIRECTION)); /* dummy read for pci-posting */
  169. }
  170. /* set the gpio mask (0 = writable) */
  171. static void snd_vt1724_set_gpio_mask(struct snd_ice1712 *ice, unsigned int data)
  172. {
  173. outw(data, ICEREG1724(ice, GPIO_WRITE_MASK));
  174. if (!ice->vt1720) /* VT1720 supports only 16 GPIO bits */
  175. outb((data >> 16) & 0xff, ICEREG1724(ice, GPIO_WRITE_MASK_22));
  176. inw(ICEREG1724(ice, GPIO_WRITE_MASK)); /* dummy read for pci-posting */
  177. }
  178. static void snd_vt1724_set_gpio_data(struct snd_ice1712 *ice, unsigned int data)
  179. {
  180. outw(data, ICEREG1724(ice, GPIO_DATA));
  181. if (!ice->vt1720)
  182. outb(data >> 16, ICEREG1724(ice, GPIO_DATA_22));
  183. inw(ICEREG1724(ice, GPIO_DATA)); /* dummy read for pci-posting */
  184. }
  185. static unsigned int snd_vt1724_get_gpio_data(struct snd_ice1712 *ice)
  186. {
  187. unsigned int data;
  188. if (!ice->vt1720)
  189. data = (unsigned int)inb(ICEREG1724(ice, GPIO_DATA_22));
  190. else
  191. data = 0;
  192. data = (data << 16) | inw(ICEREG1724(ice, GPIO_DATA));
  193. return data;
  194. }
  195. /*
  196. * MIDI
  197. */
  198. static void vt1724_midi_clear_rx(struct snd_ice1712 *ice)
  199. {
  200. unsigned int count;
  201. for (count = inb(ICEREG1724(ice, MPU_RXFIFO)); count > 0; --count)
  202. inb(ICEREG1724(ice, MPU_DATA));
  203. }
  204. static inline struct snd_rawmidi_substream *
  205. get_rawmidi_substream(struct snd_ice1712 *ice, unsigned int stream)
  206. {
  207. return list_first_entry(&ice->rmidi[0]->streams[stream].substreams,
  208. struct snd_rawmidi_substream, list);
  209. }
  210. static void enable_midi_irq(struct snd_ice1712 *ice, u8 flag, int enable);
  211. static void vt1724_midi_write(struct snd_ice1712 *ice)
  212. {
  213. struct snd_rawmidi_substream *s;
  214. int count, i;
  215. u8 buffer[32];
  216. s = get_rawmidi_substream(ice, SNDRV_RAWMIDI_STREAM_OUTPUT);
  217. count = 31 - inb(ICEREG1724(ice, MPU_TXFIFO));
  218. if (count > 0) {
  219. count = snd_rawmidi_transmit(s, buffer, count);
  220. for (i = 0; i < count; ++i)
  221. outb(buffer[i], ICEREG1724(ice, MPU_DATA));
  222. }
  223. /* mask irq when all bytes have been transmitted.
  224. * enabled again in output_trigger when the new data comes in.
  225. */
  226. enable_midi_irq(ice, VT1724_IRQ_MPU_TX,
  227. !snd_rawmidi_transmit_empty(s));
  228. }
  229. static void vt1724_midi_read(struct snd_ice1712 *ice)
  230. {
  231. struct snd_rawmidi_substream *s;
  232. int count, i;
  233. u8 buffer[32];
  234. s = get_rawmidi_substream(ice, SNDRV_RAWMIDI_STREAM_INPUT);
  235. count = inb(ICEREG1724(ice, MPU_RXFIFO));
  236. if (count > 0) {
  237. count = min(count, 32);
  238. for (i = 0; i < count; ++i)
  239. buffer[i] = inb(ICEREG1724(ice, MPU_DATA));
  240. snd_rawmidi_receive(s, buffer, count);
  241. }
  242. }
  243. /* call with ice->reg_lock */
  244. static void enable_midi_irq(struct snd_ice1712 *ice, u8 flag, int enable)
  245. {
  246. u8 mask = inb(ICEREG1724(ice, IRQMASK));
  247. if (enable)
  248. mask &= ~flag;
  249. else
  250. mask |= flag;
  251. outb(mask, ICEREG1724(ice, IRQMASK));
  252. }
  253. static void vt1724_enable_midi_irq(struct snd_rawmidi_substream *substream,
  254. u8 flag, int enable)
  255. {
  256. struct snd_ice1712 *ice = substream->rmidi->private_data;
  257. spin_lock_irq(&ice->reg_lock);
  258. enable_midi_irq(ice, flag, enable);
  259. spin_unlock_irq(&ice->reg_lock);
  260. }
  261. static int vt1724_midi_output_open(struct snd_rawmidi_substream *s)
  262. {
  263. return 0;
  264. }
  265. static int vt1724_midi_output_close(struct snd_rawmidi_substream *s)
  266. {
  267. return 0;
  268. }
  269. static void vt1724_midi_output_trigger(struct snd_rawmidi_substream *s, int up)
  270. {
  271. struct snd_ice1712 *ice = s->rmidi->private_data;
  272. unsigned long flags;
  273. spin_lock_irqsave(&ice->reg_lock, flags);
  274. if (up) {
  275. ice->midi_output = 1;
  276. vt1724_midi_write(ice);
  277. } else {
  278. ice->midi_output = 0;
  279. enable_midi_irq(ice, VT1724_IRQ_MPU_TX, 0);
  280. }
  281. spin_unlock_irqrestore(&ice->reg_lock, flags);
  282. }
  283. static void vt1724_midi_output_drain(struct snd_rawmidi_substream *s)
  284. {
  285. struct snd_ice1712 *ice = s->rmidi->private_data;
  286. unsigned long timeout;
  287. vt1724_enable_midi_irq(s, VT1724_IRQ_MPU_TX, 0);
  288. /* 32 bytes should be transmitted in less than about 12 ms */
  289. timeout = jiffies + msecs_to_jiffies(15);
  290. do {
  291. if (inb(ICEREG1724(ice, MPU_CTRL)) & VT1724_MPU_TX_EMPTY)
  292. break;
  293. schedule_timeout_uninterruptible(1);
  294. } while (time_after(timeout, jiffies));
  295. }
  296. static struct snd_rawmidi_ops vt1724_midi_output_ops = {
  297. .open = vt1724_midi_output_open,
  298. .close = vt1724_midi_output_close,
  299. .trigger = vt1724_midi_output_trigger,
  300. .drain = vt1724_midi_output_drain,
  301. };
  302. static int vt1724_midi_input_open(struct snd_rawmidi_substream *s)
  303. {
  304. vt1724_midi_clear_rx(s->rmidi->private_data);
  305. vt1724_enable_midi_irq(s, VT1724_IRQ_MPU_RX, 1);
  306. return 0;
  307. }
  308. static int vt1724_midi_input_close(struct snd_rawmidi_substream *s)
  309. {
  310. vt1724_enable_midi_irq(s, VT1724_IRQ_MPU_RX, 0);
  311. return 0;
  312. }
  313. static void vt1724_midi_input_trigger(struct snd_rawmidi_substream *s, int up)
  314. {
  315. struct snd_ice1712 *ice = s->rmidi->private_data;
  316. unsigned long flags;
  317. spin_lock_irqsave(&ice->reg_lock, flags);
  318. if (up) {
  319. ice->midi_input = 1;
  320. vt1724_midi_read(ice);
  321. } else {
  322. ice->midi_input = 0;
  323. }
  324. spin_unlock_irqrestore(&ice->reg_lock, flags);
  325. }
  326. static struct snd_rawmidi_ops vt1724_midi_input_ops = {
  327. .open = vt1724_midi_input_open,
  328. .close = vt1724_midi_input_close,
  329. .trigger = vt1724_midi_input_trigger,
  330. };
  331. /*
  332. * Interrupt handler
  333. */
  334. static irqreturn_t snd_vt1724_interrupt(int irq, void *dev_id)
  335. {
  336. struct snd_ice1712 *ice = dev_id;
  337. unsigned char status;
  338. unsigned char status_mask =
  339. VT1724_IRQ_MPU_RX | VT1724_IRQ_MPU_TX | VT1724_IRQ_MTPCM;
  340. int handled = 0;
  341. int timeout = 0;
  342. while (1) {
  343. status = inb(ICEREG1724(ice, IRQSTAT));
  344. status &= status_mask;
  345. if (status == 0)
  346. break;
  347. spin_lock(&ice->reg_lock);
  348. if (++timeout > 10) {
  349. status = inb(ICEREG1724(ice, IRQSTAT));
  350. printk(KERN_ERR "ice1724: Too long irq loop, "
  351. "status = 0x%x\n", status);
  352. if (status & VT1724_IRQ_MPU_TX) {
  353. printk(KERN_ERR "ice1724: Disabling MPU_TX\n");
  354. enable_midi_irq(ice, VT1724_IRQ_MPU_TX, 0);
  355. }
  356. spin_unlock(&ice->reg_lock);
  357. break;
  358. }
  359. handled = 1;
  360. if (status & VT1724_IRQ_MPU_TX) {
  361. if (ice->midi_output)
  362. vt1724_midi_write(ice);
  363. else
  364. enable_midi_irq(ice, VT1724_IRQ_MPU_TX, 0);
  365. /* Due to mysterical reasons, MPU_TX is always
  366. * generated (and can't be cleared) when a PCM
  367. * playback is going. So let's ignore at the
  368. * next loop.
  369. */
  370. status_mask &= ~VT1724_IRQ_MPU_TX;
  371. }
  372. if (status & VT1724_IRQ_MPU_RX) {
  373. if (ice->midi_input)
  374. vt1724_midi_read(ice);
  375. else
  376. vt1724_midi_clear_rx(ice);
  377. }
  378. /* ack MPU irq */
  379. outb(status, ICEREG1724(ice, IRQSTAT));
  380. spin_unlock(&ice->reg_lock);
  381. if (status & VT1724_IRQ_MTPCM) {
  382. /*
  383. * Multi-track PCM
  384. * PCM assignment are:
  385. * Playback DMA0 (M/C) = playback_pro_substream
  386. * Playback DMA1 = playback_con_substream_ds[0]
  387. * Playback DMA2 = playback_con_substream_ds[1]
  388. * Playback DMA3 = playback_con_substream_ds[2]
  389. * Playback DMA4 (SPDIF) = playback_con_substream
  390. * Record DMA0 = capture_pro_substream
  391. * Record DMA1 = capture_con_substream
  392. */
  393. unsigned char mtstat = inb(ICEMT1724(ice, IRQ));
  394. if (mtstat & VT1724_MULTI_PDMA0) {
  395. if (ice->playback_pro_substream)
  396. snd_pcm_period_elapsed(ice->playback_pro_substream);
  397. }
  398. if (mtstat & VT1724_MULTI_RDMA0) {
  399. if (ice->capture_pro_substream)
  400. snd_pcm_period_elapsed(ice->capture_pro_substream);
  401. }
  402. if (mtstat & VT1724_MULTI_PDMA1) {
  403. if (ice->playback_con_substream_ds[0])
  404. snd_pcm_period_elapsed(ice->playback_con_substream_ds[0]);
  405. }
  406. if (mtstat & VT1724_MULTI_PDMA2) {
  407. if (ice->playback_con_substream_ds[1])
  408. snd_pcm_period_elapsed(ice->playback_con_substream_ds[1]);
  409. }
  410. if (mtstat & VT1724_MULTI_PDMA3) {
  411. if (ice->playback_con_substream_ds[2])
  412. snd_pcm_period_elapsed(ice->playback_con_substream_ds[2]);
  413. }
  414. if (mtstat & VT1724_MULTI_PDMA4) {
  415. if (ice->playback_con_substream)
  416. snd_pcm_period_elapsed(ice->playback_con_substream);
  417. }
  418. if (mtstat & VT1724_MULTI_RDMA1) {
  419. if (ice->capture_con_substream)
  420. snd_pcm_period_elapsed(ice->capture_con_substream);
  421. }
  422. /* ack anyway to avoid freeze */
  423. outb(mtstat, ICEMT1724(ice, IRQ));
  424. /* ought to really handle this properly */
  425. if (mtstat & VT1724_MULTI_FIFO_ERR) {
  426. unsigned char fstat = inb(ICEMT1724(ice, DMA_FIFO_ERR));
  427. outb(fstat, ICEMT1724(ice, DMA_FIFO_ERR));
  428. outb(VT1724_MULTI_FIFO_ERR | inb(ICEMT1724(ice, DMA_INT_MASK)), ICEMT1724(ice, DMA_INT_MASK));
  429. /* If I don't do this, I get machine lockup due to continual interrupts */
  430. }
  431. }
  432. }
  433. return IRQ_RETVAL(handled);
  434. }
  435. /*
  436. * PCM code - professional part (multitrack)
  437. */
  438. static unsigned int rates[] = {
  439. 8000, 9600, 11025, 12000, 16000, 22050, 24000,
  440. 32000, 44100, 48000, 64000, 88200, 96000,
  441. 176400, 192000,
  442. };
  443. static struct snd_pcm_hw_constraint_list hw_constraints_rates_96 = {
  444. .count = ARRAY_SIZE(rates) - 2, /* up to 96000 */
  445. .list = rates,
  446. .mask = 0,
  447. };
  448. static struct snd_pcm_hw_constraint_list hw_constraints_rates_48 = {
  449. .count = ARRAY_SIZE(rates) - 5, /* up to 48000 */
  450. .list = rates,
  451. .mask = 0,
  452. };
  453. static struct snd_pcm_hw_constraint_list hw_constraints_rates_192 = {
  454. .count = ARRAY_SIZE(rates),
  455. .list = rates,
  456. .mask = 0,
  457. };
  458. struct vt1724_pcm_reg {
  459. unsigned int addr; /* ADDR register offset */
  460. unsigned int size; /* SIZE register offset */
  461. unsigned int count; /* COUNT register offset */
  462. unsigned int start; /* start & pause bit */
  463. };
  464. static int snd_vt1724_pcm_trigger(struct snd_pcm_substream *substream, int cmd)
  465. {
  466. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  467. unsigned char what;
  468. unsigned char old;
  469. struct snd_pcm_substream *s;
  470. what = 0;
  471. snd_pcm_group_for_each_entry(s, substream) {
  472. if (snd_pcm_substream_chip(s) == ice) {
  473. const struct vt1724_pcm_reg *reg;
  474. reg = s->runtime->private_data;
  475. what |= reg->start;
  476. snd_pcm_trigger_done(s, substream);
  477. }
  478. }
  479. switch (cmd) {
  480. case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
  481. case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
  482. spin_lock(&ice->reg_lock);
  483. old = inb(ICEMT1724(ice, DMA_PAUSE));
  484. if (cmd == SNDRV_PCM_TRIGGER_PAUSE_PUSH)
  485. old |= what;
  486. else
  487. old &= ~what;
  488. outb(old, ICEMT1724(ice, DMA_PAUSE));
  489. spin_unlock(&ice->reg_lock);
  490. break;
  491. case SNDRV_PCM_TRIGGER_START:
  492. case SNDRV_PCM_TRIGGER_STOP:
  493. spin_lock(&ice->reg_lock);
  494. old = inb(ICEMT1724(ice, DMA_CONTROL));
  495. if (cmd == SNDRV_PCM_TRIGGER_START)
  496. old |= what;
  497. else
  498. old &= ~what;
  499. outb(old, ICEMT1724(ice, DMA_CONTROL));
  500. spin_unlock(&ice->reg_lock);
  501. break;
  502. default:
  503. return -EINVAL;
  504. }
  505. return 0;
  506. }
  507. /*
  508. */
  509. #define DMA_STARTS (VT1724_RDMA0_START|VT1724_PDMA0_START|VT1724_RDMA1_START|\
  510. VT1724_PDMA1_START|VT1724_PDMA2_START|VT1724_PDMA3_START|VT1724_PDMA4_START)
  511. #define DMA_PAUSES (VT1724_RDMA0_PAUSE|VT1724_PDMA0_PAUSE|VT1724_RDMA1_PAUSE|\
  512. VT1724_PDMA1_PAUSE|VT1724_PDMA2_PAUSE|VT1724_PDMA3_PAUSE|VT1724_PDMA4_PAUSE)
  513. static const unsigned int stdclock_rate_list[16] = {
  514. 48000, 24000, 12000, 9600, 32000, 16000, 8000, 96000, 44100,
  515. 22050, 11025, 88200, 176400, 0, 192000, 64000
  516. };
  517. static unsigned int stdclock_get_rate(struct snd_ice1712 *ice)
  518. {
  519. unsigned int rate;
  520. rate = stdclock_rate_list[inb(ICEMT1724(ice, RATE)) & 15];
  521. return rate;
  522. }
  523. static void stdclock_set_rate(struct snd_ice1712 *ice, unsigned int rate)
  524. {
  525. int i;
  526. for (i = 0; i < ARRAY_SIZE(stdclock_rate_list); i++) {
  527. if (stdclock_rate_list[i] == rate) {
  528. outb(i, ICEMT1724(ice, RATE));
  529. return;
  530. }
  531. }
  532. }
  533. static unsigned char stdclock_set_mclk(struct snd_ice1712 *ice,
  534. unsigned int rate)
  535. {
  536. unsigned char val, old;
  537. /* check MT02 */
  538. if (ice->eeprom.data[ICE_EEP2_ACLINK] & VT1724_CFG_PRO_I2S) {
  539. val = old = inb(ICEMT1724(ice, I2S_FORMAT));
  540. if (rate > 96000)
  541. val |= VT1724_MT_I2S_MCLK_128X; /* 128x MCLK */
  542. else
  543. val &= ~VT1724_MT_I2S_MCLK_128X; /* 256x MCLK */
  544. if (val != old) {
  545. outb(val, ICEMT1724(ice, I2S_FORMAT));
  546. /* master clock changed */
  547. return 1;
  548. }
  549. }
  550. /* no change in master clock */
  551. return 0;
  552. }
  553. static void snd_vt1724_set_pro_rate(struct snd_ice1712 *ice, unsigned int rate,
  554. int force)
  555. {
  556. unsigned long flags;
  557. unsigned char mclk_change;
  558. unsigned int i, old_rate;
  559. if (rate > ice->hw_rates->list[ice->hw_rates->count - 1])
  560. return;
  561. spin_lock_irqsave(&ice->reg_lock, flags);
  562. if ((inb(ICEMT1724(ice, DMA_CONTROL)) & DMA_STARTS) ||
  563. (inb(ICEMT1724(ice, DMA_PAUSE)) & DMA_PAUSES)) {
  564. /* running? we cannot change the rate now... */
  565. spin_unlock_irqrestore(&ice->reg_lock, flags);
  566. return;
  567. }
  568. if (!force && is_pro_rate_locked(ice)) {
  569. spin_unlock_irqrestore(&ice->reg_lock, flags);
  570. return;
  571. }
  572. old_rate = ice->get_rate(ice);
  573. if (force || (old_rate != rate))
  574. ice->set_rate(ice, rate);
  575. else if (rate == ice->cur_rate) {
  576. spin_unlock_irqrestore(&ice->reg_lock, flags);
  577. return;
  578. }
  579. ice->cur_rate = rate;
  580. /* setting master clock */
  581. mclk_change = ice->set_mclk(ice, rate);
  582. spin_unlock_irqrestore(&ice->reg_lock, flags);
  583. if (mclk_change && ice->gpio.i2s_mclk_changed)
  584. ice->gpio.i2s_mclk_changed(ice);
  585. if (ice->gpio.set_pro_rate)
  586. ice->gpio.set_pro_rate(ice, rate);
  587. /* set up codecs */
  588. for (i = 0; i < ice->akm_codecs; i++) {
  589. if (ice->akm[i].ops.set_rate_val)
  590. ice->akm[i].ops.set_rate_val(&ice->akm[i], rate);
  591. }
  592. if (ice->spdif.ops.setup_rate)
  593. ice->spdif.ops.setup_rate(ice, rate);
  594. }
  595. static int snd_vt1724_pcm_hw_params(struct snd_pcm_substream *substream,
  596. struct snd_pcm_hw_params *hw_params)
  597. {
  598. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  599. int i, chs;
  600. chs = params_channels(hw_params);
  601. mutex_lock(&ice->open_mutex);
  602. /* mark surround channels */
  603. if (substream == ice->playback_pro_substream) {
  604. /* PDMA0 can be multi-channel up to 8 */
  605. chs = chs / 2 - 1;
  606. for (i = 0; i < chs; i++) {
  607. if (ice->pcm_reserved[i] &&
  608. ice->pcm_reserved[i] != substream) {
  609. mutex_unlock(&ice->open_mutex);
  610. return -EBUSY;
  611. }
  612. ice->pcm_reserved[i] = substream;
  613. }
  614. for (; i < 3; i++) {
  615. if (ice->pcm_reserved[i] == substream)
  616. ice->pcm_reserved[i] = NULL;
  617. }
  618. } else {
  619. for (i = 0; i < 3; i++) {
  620. /* check individual playback stream */
  621. if (ice->playback_con_substream_ds[i] == substream) {
  622. if (ice->pcm_reserved[i] &&
  623. ice->pcm_reserved[i] != substream) {
  624. mutex_unlock(&ice->open_mutex);
  625. return -EBUSY;
  626. }
  627. ice->pcm_reserved[i] = substream;
  628. break;
  629. }
  630. }
  631. }
  632. mutex_unlock(&ice->open_mutex);
  633. snd_vt1724_set_pro_rate(ice, params_rate(hw_params), 0);
  634. return snd_pcm_lib_malloc_pages(substream, params_buffer_bytes(hw_params));
  635. }
  636. static int snd_vt1724_pcm_hw_free(struct snd_pcm_substream *substream)
  637. {
  638. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  639. int i;
  640. mutex_lock(&ice->open_mutex);
  641. /* unmark surround channels */
  642. for (i = 0; i < 3; i++)
  643. if (ice->pcm_reserved[i] == substream)
  644. ice->pcm_reserved[i] = NULL;
  645. mutex_unlock(&ice->open_mutex);
  646. return snd_pcm_lib_free_pages(substream);
  647. }
  648. static int snd_vt1724_playback_pro_prepare(struct snd_pcm_substream *substream)
  649. {
  650. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  651. unsigned char val;
  652. unsigned int size;
  653. spin_lock_irq(&ice->reg_lock);
  654. val = (8 - substream->runtime->channels) >> 1;
  655. outb(val, ICEMT1724(ice, BURST));
  656. outl(substream->runtime->dma_addr, ICEMT1724(ice, PLAYBACK_ADDR));
  657. size = (snd_pcm_lib_buffer_bytes(substream) >> 2) - 1;
  658. /* outl(size, ICEMT1724(ice, PLAYBACK_SIZE)); */
  659. outw(size, ICEMT1724(ice, PLAYBACK_SIZE));
  660. outb(size >> 16, ICEMT1724(ice, PLAYBACK_SIZE) + 2);
  661. size = (snd_pcm_lib_period_bytes(substream) >> 2) - 1;
  662. /* outl(size, ICEMT1724(ice, PLAYBACK_COUNT)); */
  663. outw(size, ICEMT1724(ice, PLAYBACK_COUNT));
  664. outb(size >> 16, ICEMT1724(ice, PLAYBACK_COUNT) + 2);
  665. spin_unlock_irq(&ice->reg_lock);
  666. /* printk("pro prepare: ch = %d, addr = 0x%x, buffer = 0x%x, period = 0x%x\n", substream->runtime->channels, (unsigned int)substream->runtime->dma_addr, snd_pcm_lib_buffer_bytes(substream), snd_pcm_lib_period_bytes(substream)); */
  667. return 0;
  668. }
  669. static snd_pcm_uframes_t snd_vt1724_playback_pro_pointer(struct snd_pcm_substream *substream)
  670. {
  671. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  672. size_t ptr;
  673. if (!(inl(ICEMT1724(ice, DMA_CONTROL)) & VT1724_PDMA0_START))
  674. return 0;
  675. #if 0 /* read PLAYBACK_ADDR */
  676. ptr = inl(ICEMT1724(ice, PLAYBACK_ADDR));
  677. if (ptr < substream->runtime->dma_addr) {
  678. snd_printd("ice1724: invalid negative ptr\n");
  679. return 0;
  680. }
  681. ptr -= substream->runtime->dma_addr;
  682. ptr = bytes_to_frames(substream->runtime, ptr);
  683. if (ptr >= substream->runtime->buffer_size) {
  684. snd_printd("ice1724: invalid ptr %d (size=%d)\n",
  685. (int)ptr, (int)substream->runtime->period_size);
  686. return 0;
  687. }
  688. #else /* read PLAYBACK_SIZE */
  689. ptr = inl(ICEMT1724(ice, PLAYBACK_SIZE)) & 0xffffff;
  690. ptr = (ptr + 1) << 2;
  691. ptr = bytes_to_frames(substream->runtime, ptr);
  692. if (!ptr)
  693. ;
  694. else if (ptr <= substream->runtime->buffer_size)
  695. ptr = substream->runtime->buffer_size - ptr;
  696. else {
  697. snd_printd("ice1724: invalid ptr %d (size=%d)\n",
  698. (int)ptr, (int)substream->runtime->buffer_size);
  699. ptr = 0;
  700. }
  701. #endif
  702. return ptr;
  703. }
  704. static int snd_vt1724_pcm_prepare(struct snd_pcm_substream *substream)
  705. {
  706. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  707. const struct vt1724_pcm_reg *reg = substream->runtime->private_data;
  708. spin_lock_irq(&ice->reg_lock);
  709. outl(substream->runtime->dma_addr, ice->profi_port + reg->addr);
  710. outw((snd_pcm_lib_buffer_bytes(substream) >> 2) - 1,
  711. ice->profi_port + reg->size);
  712. outw((snd_pcm_lib_period_bytes(substream) >> 2) - 1,
  713. ice->profi_port + reg->count);
  714. spin_unlock_irq(&ice->reg_lock);
  715. return 0;
  716. }
  717. static snd_pcm_uframes_t snd_vt1724_pcm_pointer(struct snd_pcm_substream *substream)
  718. {
  719. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  720. const struct vt1724_pcm_reg *reg = substream->runtime->private_data;
  721. size_t ptr;
  722. if (!(inl(ICEMT1724(ice, DMA_CONTROL)) & reg->start))
  723. return 0;
  724. #if 0 /* use ADDR register */
  725. ptr = inl(ice->profi_port + reg->addr);
  726. ptr -= substream->runtime->dma_addr;
  727. return bytes_to_frames(substream->runtime, ptr);
  728. #else /* use SIZE register */
  729. ptr = inw(ice->profi_port + reg->size);
  730. ptr = (ptr + 1) << 2;
  731. ptr = bytes_to_frames(substream->runtime, ptr);
  732. if (!ptr)
  733. ;
  734. else if (ptr <= substream->runtime->buffer_size)
  735. ptr = substream->runtime->buffer_size - ptr;
  736. else {
  737. snd_printd("ice1724: invalid ptr %d (size=%d)\n",
  738. (int)ptr, (int)substream->runtime->buffer_size);
  739. ptr = 0;
  740. }
  741. return ptr;
  742. #endif
  743. }
  744. static const struct vt1724_pcm_reg vt1724_playback_pro_reg = {
  745. .addr = VT1724_MT_PLAYBACK_ADDR,
  746. .size = VT1724_MT_PLAYBACK_SIZE,
  747. .count = VT1724_MT_PLAYBACK_COUNT,
  748. .start = VT1724_PDMA0_START,
  749. };
  750. static const struct vt1724_pcm_reg vt1724_capture_pro_reg = {
  751. .addr = VT1724_MT_CAPTURE_ADDR,
  752. .size = VT1724_MT_CAPTURE_SIZE,
  753. .count = VT1724_MT_CAPTURE_COUNT,
  754. .start = VT1724_RDMA0_START,
  755. };
  756. static const struct snd_pcm_hardware snd_vt1724_playback_pro = {
  757. .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
  758. SNDRV_PCM_INFO_BLOCK_TRANSFER |
  759. SNDRV_PCM_INFO_MMAP_VALID |
  760. SNDRV_PCM_INFO_PAUSE | SNDRV_PCM_INFO_SYNC_START),
  761. .formats = SNDRV_PCM_FMTBIT_S32_LE,
  762. .rates = SNDRV_PCM_RATE_KNOT | SNDRV_PCM_RATE_8000_192000,
  763. .rate_min = 8000,
  764. .rate_max = 192000,
  765. .channels_min = 2,
  766. .channels_max = 8,
  767. .buffer_bytes_max = (1UL << 21), /* 19bits dword */
  768. .period_bytes_min = 8 * 4 * 2, /* FIXME: constraints needed */
  769. .period_bytes_max = (1UL << 21),
  770. .periods_min = 2,
  771. .periods_max = 1024,
  772. };
  773. static const struct snd_pcm_hardware snd_vt1724_spdif = {
  774. .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
  775. SNDRV_PCM_INFO_BLOCK_TRANSFER |
  776. SNDRV_PCM_INFO_MMAP_VALID |
  777. SNDRV_PCM_INFO_PAUSE | SNDRV_PCM_INFO_SYNC_START),
  778. .formats = SNDRV_PCM_FMTBIT_S32_LE,
  779. .rates = (SNDRV_PCM_RATE_32000|SNDRV_PCM_RATE_44100|
  780. SNDRV_PCM_RATE_48000|SNDRV_PCM_RATE_88200|
  781. SNDRV_PCM_RATE_96000|SNDRV_PCM_RATE_176400|
  782. SNDRV_PCM_RATE_192000),
  783. .rate_min = 32000,
  784. .rate_max = 192000,
  785. .channels_min = 2,
  786. .channels_max = 2,
  787. .buffer_bytes_max = (1UL << 18), /* 16bits dword */
  788. .period_bytes_min = 2 * 4 * 2,
  789. .period_bytes_max = (1UL << 18),
  790. .periods_min = 2,
  791. .periods_max = 1024,
  792. };
  793. static const struct snd_pcm_hardware snd_vt1724_2ch_stereo = {
  794. .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
  795. SNDRV_PCM_INFO_BLOCK_TRANSFER |
  796. SNDRV_PCM_INFO_MMAP_VALID |
  797. SNDRV_PCM_INFO_PAUSE | SNDRV_PCM_INFO_SYNC_START),
  798. .formats = SNDRV_PCM_FMTBIT_S32_LE,
  799. .rates = SNDRV_PCM_RATE_KNOT | SNDRV_PCM_RATE_8000_192000,
  800. .rate_min = 8000,
  801. .rate_max = 192000,
  802. .channels_min = 2,
  803. .channels_max = 2,
  804. .buffer_bytes_max = (1UL << 18), /* 16bits dword */
  805. .period_bytes_min = 2 * 4 * 2,
  806. .period_bytes_max = (1UL << 18),
  807. .periods_min = 2,
  808. .periods_max = 1024,
  809. };
  810. /*
  811. * set rate constraints
  812. */
  813. static void set_std_hw_rates(struct snd_ice1712 *ice)
  814. {
  815. if (ice->eeprom.data[ICE_EEP2_ACLINK] & VT1724_CFG_PRO_I2S) {
  816. /* I2S */
  817. /* VT1720 doesn't support more than 96kHz */
  818. if ((ice->eeprom.data[ICE_EEP2_I2S] & 0x08) && !ice->vt1720)
  819. ice->hw_rates = &hw_constraints_rates_192;
  820. else
  821. ice->hw_rates = &hw_constraints_rates_96;
  822. } else {
  823. /* ACLINK */
  824. ice->hw_rates = &hw_constraints_rates_48;
  825. }
  826. }
  827. static int set_rate_constraints(struct snd_ice1712 *ice,
  828. struct snd_pcm_substream *substream)
  829. {
  830. struct snd_pcm_runtime *runtime = substream->runtime;
  831. runtime->hw.rate_min = ice->hw_rates->list[0];
  832. runtime->hw.rate_max = ice->hw_rates->list[ice->hw_rates->count - 1];
  833. runtime->hw.rates = SNDRV_PCM_RATE_KNOT;
  834. return snd_pcm_hw_constraint_list(runtime, 0,
  835. SNDRV_PCM_HW_PARAM_RATE,
  836. ice->hw_rates);
  837. }
  838. /* multi-channel playback needs alignment 8x32bit regardless of the channels
  839. * actually used
  840. */
  841. #define VT1724_BUFFER_ALIGN 0x20
  842. static int snd_vt1724_playback_pro_open(struct snd_pcm_substream *substream)
  843. {
  844. struct snd_pcm_runtime *runtime = substream->runtime;
  845. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  846. int chs, num_indeps;
  847. runtime->private_data = (void *)&vt1724_playback_pro_reg;
  848. ice->playback_pro_substream = substream;
  849. runtime->hw = snd_vt1724_playback_pro;
  850. snd_pcm_set_sync(substream);
  851. snd_pcm_hw_constraint_msbits(runtime, 0, 32, 24);
  852. set_rate_constraints(ice, substream);
  853. mutex_lock(&ice->open_mutex);
  854. /* calculate the currently available channels */
  855. num_indeps = ice->num_total_dacs / 2 - 1;
  856. for (chs = 0; chs < num_indeps; chs++) {
  857. if (ice->pcm_reserved[chs])
  858. break;
  859. }
  860. chs = (chs + 1) * 2;
  861. runtime->hw.channels_max = chs;
  862. if (chs > 2) /* channels must be even */
  863. snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_CHANNELS, 2);
  864. mutex_unlock(&ice->open_mutex);
  865. snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_PERIOD_BYTES,
  866. VT1724_BUFFER_ALIGN);
  867. snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_BUFFER_BYTES,
  868. VT1724_BUFFER_ALIGN);
  869. return 0;
  870. }
  871. static int snd_vt1724_capture_pro_open(struct snd_pcm_substream *substream)
  872. {
  873. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  874. struct snd_pcm_runtime *runtime = substream->runtime;
  875. runtime->private_data = (void *)&vt1724_capture_pro_reg;
  876. ice->capture_pro_substream = substream;
  877. runtime->hw = snd_vt1724_2ch_stereo;
  878. snd_pcm_set_sync(substream);
  879. snd_pcm_hw_constraint_msbits(runtime, 0, 32, 24);
  880. set_rate_constraints(ice, substream);
  881. snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_PERIOD_BYTES,
  882. VT1724_BUFFER_ALIGN);
  883. snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_BUFFER_BYTES,
  884. VT1724_BUFFER_ALIGN);
  885. return 0;
  886. }
  887. static int snd_vt1724_playback_pro_close(struct snd_pcm_substream *substream)
  888. {
  889. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  890. if (PRO_RATE_RESET)
  891. snd_vt1724_set_pro_rate(ice, ice->pro_rate_default, 0);
  892. ice->playback_pro_substream = NULL;
  893. return 0;
  894. }
  895. static int snd_vt1724_capture_pro_close(struct snd_pcm_substream *substream)
  896. {
  897. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  898. if (PRO_RATE_RESET)
  899. snd_vt1724_set_pro_rate(ice, ice->pro_rate_default, 0);
  900. ice->capture_pro_substream = NULL;
  901. return 0;
  902. }
  903. static struct snd_pcm_ops snd_vt1724_playback_pro_ops = {
  904. .open = snd_vt1724_playback_pro_open,
  905. .close = snd_vt1724_playback_pro_close,
  906. .ioctl = snd_pcm_lib_ioctl,
  907. .hw_params = snd_vt1724_pcm_hw_params,
  908. .hw_free = snd_vt1724_pcm_hw_free,
  909. .prepare = snd_vt1724_playback_pro_prepare,
  910. .trigger = snd_vt1724_pcm_trigger,
  911. .pointer = snd_vt1724_playback_pro_pointer,
  912. };
  913. static struct snd_pcm_ops snd_vt1724_capture_pro_ops = {
  914. .open = snd_vt1724_capture_pro_open,
  915. .close = snd_vt1724_capture_pro_close,
  916. .ioctl = snd_pcm_lib_ioctl,
  917. .hw_params = snd_vt1724_pcm_hw_params,
  918. .hw_free = snd_vt1724_pcm_hw_free,
  919. .prepare = snd_vt1724_pcm_prepare,
  920. .trigger = snd_vt1724_pcm_trigger,
  921. .pointer = snd_vt1724_pcm_pointer,
  922. };
  923. static int __devinit snd_vt1724_pcm_profi(struct snd_ice1712 *ice, int device)
  924. {
  925. struct snd_pcm *pcm;
  926. int err;
  927. err = snd_pcm_new(ice->card, "ICE1724", device, 1, 1, &pcm);
  928. if (err < 0)
  929. return err;
  930. snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_vt1724_playback_pro_ops);
  931. snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &snd_vt1724_capture_pro_ops);
  932. pcm->private_data = ice;
  933. pcm->info_flags = 0;
  934. strcpy(pcm->name, "ICE1724");
  935. snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
  936. snd_dma_pci_data(ice->pci),
  937. 256*1024, 256*1024);
  938. ice->pcm_pro = pcm;
  939. return 0;
  940. }
  941. /*
  942. * SPDIF PCM
  943. */
  944. static const struct vt1724_pcm_reg vt1724_playback_spdif_reg = {
  945. .addr = VT1724_MT_PDMA4_ADDR,
  946. .size = VT1724_MT_PDMA4_SIZE,
  947. .count = VT1724_MT_PDMA4_COUNT,
  948. .start = VT1724_PDMA4_START,
  949. };
  950. static const struct vt1724_pcm_reg vt1724_capture_spdif_reg = {
  951. .addr = VT1724_MT_RDMA1_ADDR,
  952. .size = VT1724_MT_RDMA1_SIZE,
  953. .count = VT1724_MT_RDMA1_COUNT,
  954. .start = VT1724_RDMA1_START,
  955. };
  956. /* update spdif control bits; call with reg_lock */
  957. static void update_spdif_bits(struct snd_ice1712 *ice, unsigned int val)
  958. {
  959. unsigned char cbit, disabled;
  960. cbit = inb(ICEREG1724(ice, SPDIF_CFG));
  961. disabled = cbit & ~VT1724_CFG_SPDIF_OUT_EN;
  962. if (cbit != disabled)
  963. outb(disabled, ICEREG1724(ice, SPDIF_CFG));
  964. outw(val, ICEMT1724(ice, SPDIF_CTRL));
  965. if (cbit != disabled)
  966. outb(cbit, ICEREG1724(ice, SPDIF_CFG));
  967. outw(val, ICEMT1724(ice, SPDIF_CTRL));
  968. }
  969. /* update SPDIF control bits according to the given rate */
  970. static void update_spdif_rate(struct snd_ice1712 *ice, unsigned int rate)
  971. {
  972. unsigned int val, nval;
  973. unsigned long flags;
  974. spin_lock_irqsave(&ice->reg_lock, flags);
  975. nval = val = inw(ICEMT1724(ice, SPDIF_CTRL));
  976. nval &= ~(7 << 12);
  977. switch (rate) {
  978. case 44100: break;
  979. case 48000: nval |= 2 << 12; break;
  980. case 32000: nval |= 3 << 12; break;
  981. case 88200: nval |= 4 << 12; break;
  982. case 96000: nval |= 5 << 12; break;
  983. case 192000: nval |= 6 << 12; break;
  984. case 176400: nval |= 7 << 12; break;
  985. }
  986. if (val != nval)
  987. update_spdif_bits(ice, nval);
  988. spin_unlock_irqrestore(&ice->reg_lock, flags);
  989. }
  990. static int snd_vt1724_playback_spdif_prepare(struct snd_pcm_substream *substream)
  991. {
  992. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  993. if (!ice->force_pdma4)
  994. update_spdif_rate(ice, substream->runtime->rate);
  995. return snd_vt1724_pcm_prepare(substream);
  996. }
  997. static int snd_vt1724_playback_spdif_open(struct snd_pcm_substream *substream)
  998. {
  999. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  1000. struct snd_pcm_runtime *runtime = substream->runtime;
  1001. runtime->private_data = (void *)&vt1724_playback_spdif_reg;
  1002. ice->playback_con_substream = substream;
  1003. if (ice->force_pdma4) {
  1004. runtime->hw = snd_vt1724_2ch_stereo;
  1005. set_rate_constraints(ice, substream);
  1006. } else
  1007. runtime->hw = snd_vt1724_spdif;
  1008. snd_pcm_set_sync(substream);
  1009. snd_pcm_hw_constraint_msbits(runtime, 0, 32, 24);
  1010. snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_PERIOD_BYTES,
  1011. VT1724_BUFFER_ALIGN);
  1012. snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_BUFFER_BYTES,
  1013. VT1724_BUFFER_ALIGN);
  1014. if (ice->spdif.ops.open)
  1015. ice->spdif.ops.open(ice, substream);
  1016. return 0;
  1017. }
  1018. static int snd_vt1724_playback_spdif_close(struct snd_pcm_substream *substream)
  1019. {
  1020. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  1021. if (PRO_RATE_RESET)
  1022. snd_vt1724_set_pro_rate(ice, ice->pro_rate_default, 0);
  1023. ice->playback_con_substream = NULL;
  1024. if (ice->spdif.ops.close)
  1025. ice->spdif.ops.close(ice, substream);
  1026. return 0;
  1027. }
  1028. static int snd_vt1724_capture_spdif_open(struct snd_pcm_substream *substream)
  1029. {
  1030. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  1031. struct snd_pcm_runtime *runtime = substream->runtime;
  1032. runtime->private_data = (void *)&vt1724_capture_spdif_reg;
  1033. ice->capture_con_substream = substream;
  1034. if (ice->force_rdma1) {
  1035. runtime->hw = snd_vt1724_2ch_stereo;
  1036. set_rate_constraints(ice, substream);
  1037. } else
  1038. runtime->hw = snd_vt1724_spdif;
  1039. snd_pcm_set_sync(substream);
  1040. snd_pcm_hw_constraint_msbits(runtime, 0, 32, 24);
  1041. snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_PERIOD_BYTES,
  1042. VT1724_BUFFER_ALIGN);
  1043. snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_BUFFER_BYTES,
  1044. VT1724_BUFFER_ALIGN);
  1045. if (ice->spdif.ops.open)
  1046. ice->spdif.ops.open(ice, substream);
  1047. return 0;
  1048. }
  1049. static int snd_vt1724_capture_spdif_close(struct snd_pcm_substream *substream)
  1050. {
  1051. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  1052. if (PRO_RATE_RESET)
  1053. snd_vt1724_set_pro_rate(ice, ice->pro_rate_default, 0);
  1054. ice->capture_con_substream = NULL;
  1055. if (ice->spdif.ops.close)
  1056. ice->spdif.ops.close(ice, substream);
  1057. return 0;
  1058. }
  1059. static struct snd_pcm_ops snd_vt1724_playback_spdif_ops = {
  1060. .open = snd_vt1724_playback_spdif_open,
  1061. .close = snd_vt1724_playback_spdif_close,
  1062. .ioctl = snd_pcm_lib_ioctl,
  1063. .hw_params = snd_vt1724_pcm_hw_params,
  1064. .hw_free = snd_vt1724_pcm_hw_free,
  1065. .prepare = snd_vt1724_playback_spdif_prepare,
  1066. .trigger = snd_vt1724_pcm_trigger,
  1067. .pointer = snd_vt1724_pcm_pointer,
  1068. };
  1069. static struct snd_pcm_ops snd_vt1724_capture_spdif_ops = {
  1070. .open = snd_vt1724_capture_spdif_open,
  1071. .close = snd_vt1724_capture_spdif_close,
  1072. .ioctl = snd_pcm_lib_ioctl,
  1073. .hw_params = snd_vt1724_pcm_hw_params,
  1074. .hw_free = snd_vt1724_pcm_hw_free,
  1075. .prepare = snd_vt1724_pcm_prepare,
  1076. .trigger = snd_vt1724_pcm_trigger,
  1077. .pointer = snd_vt1724_pcm_pointer,
  1078. };
  1079. static int __devinit snd_vt1724_pcm_spdif(struct snd_ice1712 *ice, int device)
  1080. {
  1081. char *name;
  1082. struct snd_pcm *pcm;
  1083. int play, capt;
  1084. int err;
  1085. if (ice->force_pdma4 ||
  1086. (ice->eeprom.data[ICE_EEP2_SPDIF] & VT1724_CFG_SPDIF_OUT_INT)) {
  1087. play = 1;
  1088. ice->has_spdif = 1;
  1089. } else
  1090. play = 0;
  1091. if (ice->force_rdma1 ||
  1092. (ice->eeprom.data[ICE_EEP2_SPDIF] & VT1724_CFG_SPDIF_IN)) {
  1093. capt = 1;
  1094. ice->has_spdif = 1;
  1095. } else
  1096. capt = 0;
  1097. if (!play && !capt)
  1098. return 0; /* no spdif device */
  1099. if (ice->force_pdma4 || ice->force_rdma1)
  1100. name = "ICE1724 Secondary";
  1101. else
  1102. name = "ICE1724 IEC958";
  1103. err = snd_pcm_new(ice->card, name, device, play, capt, &pcm);
  1104. if (err < 0)
  1105. return err;
  1106. if (play)
  1107. snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK,
  1108. &snd_vt1724_playback_spdif_ops);
  1109. if (capt)
  1110. snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE,
  1111. &snd_vt1724_capture_spdif_ops);
  1112. pcm->private_data = ice;
  1113. pcm->info_flags = 0;
  1114. strcpy(pcm->name, name);
  1115. snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
  1116. snd_dma_pci_data(ice->pci),
  1117. 64*1024, 64*1024);
  1118. ice->pcm = pcm;
  1119. return 0;
  1120. }
  1121. /*
  1122. * independent surround PCMs
  1123. */
  1124. static const struct vt1724_pcm_reg vt1724_playback_dma_regs[3] = {
  1125. {
  1126. .addr = VT1724_MT_PDMA1_ADDR,
  1127. .size = VT1724_MT_PDMA1_SIZE,
  1128. .count = VT1724_MT_PDMA1_COUNT,
  1129. .start = VT1724_PDMA1_START,
  1130. },
  1131. {
  1132. .addr = VT1724_MT_PDMA2_ADDR,
  1133. .size = VT1724_MT_PDMA2_SIZE,
  1134. .count = VT1724_MT_PDMA2_COUNT,
  1135. .start = VT1724_PDMA2_START,
  1136. },
  1137. {
  1138. .addr = VT1724_MT_PDMA3_ADDR,
  1139. .size = VT1724_MT_PDMA3_SIZE,
  1140. .count = VT1724_MT_PDMA3_COUNT,
  1141. .start = VT1724_PDMA3_START,
  1142. },
  1143. };
  1144. static int snd_vt1724_playback_indep_prepare(struct snd_pcm_substream *substream)
  1145. {
  1146. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  1147. unsigned char val;
  1148. spin_lock_irq(&ice->reg_lock);
  1149. val = 3 - substream->number;
  1150. if (inb(ICEMT1724(ice, BURST)) < val)
  1151. outb(val, ICEMT1724(ice, BURST));
  1152. spin_unlock_irq(&ice->reg_lock);
  1153. return snd_vt1724_pcm_prepare(substream);
  1154. }
  1155. static int snd_vt1724_playback_indep_open(struct snd_pcm_substream *substream)
  1156. {
  1157. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  1158. struct snd_pcm_runtime *runtime = substream->runtime;
  1159. mutex_lock(&ice->open_mutex);
  1160. /* already used by PDMA0? */
  1161. if (ice->pcm_reserved[substream->number]) {
  1162. mutex_unlock(&ice->open_mutex);
  1163. return -EBUSY; /* FIXME: should handle blocking mode properly */
  1164. }
  1165. mutex_unlock(&ice->open_mutex);
  1166. runtime->private_data = (void *)&vt1724_playback_dma_regs[substream->number];
  1167. ice->playback_con_substream_ds[substream->number] = substream;
  1168. runtime->hw = snd_vt1724_2ch_stereo;
  1169. snd_pcm_set_sync(substream);
  1170. snd_pcm_hw_constraint_msbits(runtime, 0, 32, 24);
  1171. set_rate_constraints(ice, substream);
  1172. return 0;
  1173. }
  1174. static int snd_vt1724_playback_indep_close(struct snd_pcm_substream *substream)
  1175. {
  1176. struct snd_ice1712 *ice = snd_pcm_substream_chip(substream);
  1177. if (PRO_RATE_RESET)
  1178. snd_vt1724_set_pro_rate(ice, ice->pro_rate_default, 0);
  1179. ice->playback_con_substream_ds[substream->number] = NULL;
  1180. ice->pcm_reserved[substream->number] = NULL;
  1181. return 0;
  1182. }
  1183. static struct snd_pcm_ops snd_vt1724_playback_indep_ops = {
  1184. .open = snd_vt1724_playback_indep_open,
  1185. .close = snd_vt1724_playback_indep_close,
  1186. .ioctl = snd_pcm_lib_ioctl,
  1187. .hw_params = snd_vt1724_pcm_hw_params,
  1188. .hw_free = snd_vt1724_pcm_hw_free,
  1189. .prepare = snd_vt1724_playback_indep_prepare,
  1190. .trigger = snd_vt1724_pcm_trigger,
  1191. .pointer = snd_vt1724_pcm_pointer,
  1192. };
  1193. static int __devinit snd_vt1724_pcm_indep(struct snd_ice1712 *ice, int device)
  1194. {
  1195. struct snd_pcm *pcm;
  1196. int play;
  1197. int err;
  1198. play = ice->num_total_dacs / 2 - 1;
  1199. if (play <= 0)
  1200. return 0;
  1201. err = snd_pcm_new(ice->card, "ICE1724 Surrounds", device, play, 0, &pcm);
  1202. if (err < 0)
  1203. return err;
  1204. snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK,
  1205. &snd_vt1724_playback_indep_ops);
  1206. pcm->private_data = ice;
  1207. pcm->info_flags = 0;
  1208. strcpy(pcm->name, "ICE1724 Surround PCM");
  1209. snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
  1210. snd_dma_pci_data(ice->pci),
  1211. 64*1024, 64*1024);
  1212. ice->pcm_ds = pcm;
  1213. return 0;
  1214. }
  1215. /*
  1216. * Mixer section
  1217. */
  1218. static int __devinit snd_vt1724_ac97_mixer(struct snd_ice1712 *ice)
  1219. {
  1220. int err;
  1221. if (!(ice->eeprom.data[ICE_EEP2_ACLINK] & VT1724_CFG_PRO_I2S)) {
  1222. struct snd_ac97_bus *pbus;
  1223. struct snd_ac97_template ac97;
  1224. static struct snd_ac97_bus_ops ops = {
  1225. .write = snd_vt1724_ac97_write,
  1226. .read = snd_vt1724_ac97_read,
  1227. };
  1228. /* cold reset */
  1229. outb(inb(ICEMT1724(ice, AC97_CMD)) | 0x80, ICEMT1724(ice, AC97_CMD));
  1230. mdelay(5); /* FIXME */
  1231. outb(inb(ICEMT1724(ice, AC97_CMD)) & ~0x80, ICEMT1724(ice, AC97_CMD));
  1232. err = snd_ac97_bus(ice->card, 0, &ops, NULL, &pbus);
  1233. if (err < 0)
  1234. return err;
  1235. memset(&ac97, 0, sizeof(ac97));
  1236. ac97.private_data = ice;
  1237. err = snd_ac97_mixer(pbus, &ac97, &ice->ac97);
  1238. if (err < 0)
  1239. printk(KERN_WARNING "ice1712: cannot initialize pro ac97, skipped\n");
  1240. else
  1241. return 0;
  1242. }
  1243. /* I2S mixer only */
  1244. strcat(ice->card->mixername, "ICE1724 - multitrack");
  1245. return 0;
  1246. }
  1247. /*
  1248. *
  1249. */
  1250. static inline unsigned int eeprom_triple(struct snd_ice1712 *ice, int idx)
  1251. {
  1252. return (unsigned int)ice->eeprom.data[idx] | \
  1253. ((unsigned int)ice->eeprom.data[idx + 1] << 8) | \
  1254. ((unsigned int)ice->eeprom.data[idx + 2] << 16);
  1255. }
  1256. static void snd_vt1724_proc_read(struct snd_info_entry *entry,
  1257. struct snd_info_buffer *buffer)
  1258. {
  1259. struct snd_ice1712 *ice = entry->private_data;
  1260. unsigned int idx;
  1261. snd_iprintf(buffer, "%s\n\n", ice->card->longname);
  1262. snd_iprintf(buffer, "EEPROM:\n");
  1263. snd_iprintf(buffer, " Subvendor : 0x%x\n", ice->eeprom.subvendor);
  1264. snd_iprintf(buffer, " Size : %i bytes\n", ice->eeprom.size);
  1265. snd_iprintf(buffer, " Version : %i\n", ice->eeprom.version);
  1266. snd_iprintf(buffer, " System Config : 0x%x\n",
  1267. ice->eeprom.data[ICE_EEP2_SYSCONF]);
  1268. snd_iprintf(buffer, " ACLink : 0x%x\n",
  1269. ice->eeprom.data[ICE_EEP2_ACLINK]);
  1270. snd_iprintf(buffer, " I2S : 0x%x\n",
  1271. ice->eeprom.data[ICE_EEP2_I2S]);
  1272. snd_iprintf(buffer, " S/PDIF : 0x%x\n",
  1273. ice->eeprom.data[ICE_EEP2_SPDIF]);
  1274. snd_iprintf(buffer, " GPIO direction : 0x%x\n",
  1275. ice->eeprom.gpiodir);
  1276. snd_iprintf(buffer, " GPIO mask : 0x%x\n",
  1277. ice->eeprom.gpiomask);
  1278. snd_iprintf(buffer, " GPIO state : 0x%x\n",
  1279. ice->eeprom.gpiostate);
  1280. for (idx = 0x12; idx < ice->eeprom.size; idx++)
  1281. snd_iprintf(buffer, " Extra #%02i : 0x%x\n",
  1282. idx, ice->eeprom.data[idx]);
  1283. snd_iprintf(buffer, "\nRegisters:\n");
  1284. snd_iprintf(buffer, " PSDOUT03 : 0x%08x\n",
  1285. (unsigned)inl(ICEMT1724(ice, ROUTE_PLAYBACK)));
  1286. for (idx = 0x0; idx < 0x20 ; idx++)
  1287. snd_iprintf(buffer, " CCS%02x : 0x%02x\n",
  1288. idx, inb(ice->port+idx));
  1289. for (idx = 0x0; idx < 0x30 ; idx++)
  1290. snd_iprintf(buffer, " MT%02x : 0x%02x\n",
  1291. idx, inb(ice->profi_port+idx));
  1292. }
  1293. static void __devinit snd_vt1724_proc_init(struct snd_ice1712 *ice)
  1294. {
  1295. struct snd_info_entry *entry;
  1296. if (!snd_card_proc_new(ice->card, "ice1724", &entry))
  1297. snd_info_set_text_ops(entry, ice, snd_vt1724_proc_read);
  1298. }
  1299. /*
  1300. *
  1301. */
  1302. static int snd_vt1724_eeprom_info(struct snd_kcontrol *kcontrol,
  1303. struct snd_ctl_elem_info *uinfo)
  1304. {
  1305. uinfo->type = SNDRV_CTL_ELEM_TYPE_BYTES;
  1306. uinfo->count = sizeof(struct snd_ice1712_eeprom);
  1307. return 0;
  1308. }
  1309. static int snd_vt1724_eeprom_get(struct snd_kcontrol *kcontrol,
  1310. struct snd_ctl_elem_value *ucontrol)
  1311. {
  1312. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1313. memcpy(ucontrol->value.bytes.data, &ice->eeprom, sizeof(ice->eeprom));
  1314. return 0;
  1315. }
  1316. static struct snd_kcontrol_new snd_vt1724_eeprom __devinitdata = {
  1317. .iface = SNDRV_CTL_ELEM_IFACE_CARD,
  1318. .name = "ICE1724 EEPROM",
  1319. .access = SNDRV_CTL_ELEM_ACCESS_READ,
  1320. .info = snd_vt1724_eeprom_info,
  1321. .get = snd_vt1724_eeprom_get
  1322. };
  1323. /*
  1324. */
  1325. static int snd_vt1724_spdif_info(struct snd_kcontrol *kcontrol,
  1326. struct snd_ctl_elem_info *uinfo)
  1327. {
  1328. uinfo->type = SNDRV_CTL_ELEM_TYPE_IEC958;
  1329. uinfo->count = 1;
  1330. return 0;
  1331. }
  1332. static unsigned int encode_spdif_bits(struct snd_aes_iec958 *diga)
  1333. {
  1334. unsigned int val, rbits;
  1335. val = diga->status[0] & 0x03; /* professional, non-audio */
  1336. if (val & 0x01) {
  1337. /* professional */
  1338. if ((diga->status[0] & IEC958_AES0_PRO_EMPHASIS) ==
  1339. IEC958_AES0_PRO_EMPHASIS_5015)
  1340. val |= 1U << 3;
  1341. rbits = (diga->status[4] >> 3) & 0x0f;
  1342. if (rbits) {
  1343. switch (rbits) {
  1344. case 2: val |= 5 << 12; break; /* 96k */
  1345. case 3: val |= 6 << 12; break; /* 192k */
  1346. case 10: val |= 4 << 12; break; /* 88.2k */
  1347. case 11: val |= 7 << 12; break; /* 176.4k */
  1348. }
  1349. } else {
  1350. switch (diga->status[0] & IEC958_AES0_PRO_FS) {
  1351. case IEC958_AES0_PRO_FS_44100:
  1352. break;
  1353. case IEC958_AES0_PRO_FS_32000:
  1354. val |= 3U << 12;
  1355. break;
  1356. default:
  1357. val |= 2U << 12;
  1358. break;
  1359. }
  1360. }
  1361. } else {
  1362. /* consumer */
  1363. val |= diga->status[1] & 0x04; /* copyright */
  1364. if ((diga->status[0] & IEC958_AES0_CON_EMPHASIS) ==
  1365. IEC958_AES0_CON_EMPHASIS_5015)
  1366. val |= 1U << 3;
  1367. val |= (unsigned int)(diga->status[1] & 0x3f) << 4; /* category */
  1368. val |= (unsigned int)(diga->status[3] & IEC958_AES3_CON_FS) << 12; /* fs */
  1369. }
  1370. return val;
  1371. }
  1372. static void decode_spdif_bits(struct snd_aes_iec958 *diga, unsigned int val)
  1373. {
  1374. memset(diga->status, 0, sizeof(diga->status));
  1375. diga->status[0] = val & 0x03; /* professional, non-audio */
  1376. if (val & 0x01) {
  1377. /* professional */
  1378. if (val & (1U << 3))
  1379. diga->status[0] |= IEC958_AES0_PRO_EMPHASIS_5015;
  1380. switch ((val >> 12) & 0x7) {
  1381. case 0:
  1382. break;
  1383. case 2:
  1384. diga->status[0] |= IEC958_AES0_PRO_FS_32000;
  1385. break;
  1386. default:
  1387. diga->status[0] |= IEC958_AES0_PRO_FS_48000;
  1388. break;
  1389. }
  1390. } else {
  1391. /* consumer */
  1392. diga->status[0] |= val & (1U << 2); /* copyright */
  1393. if (val & (1U << 3))
  1394. diga->status[0] |= IEC958_AES0_CON_EMPHASIS_5015;
  1395. diga->status[1] |= (val >> 4) & 0x3f; /* category */
  1396. diga->status[3] |= (val >> 12) & 0x07; /* fs */
  1397. }
  1398. }
  1399. static int snd_vt1724_spdif_default_get(struct snd_kcontrol *kcontrol,
  1400. struct snd_ctl_elem_value *ucontrol)
  1401. {
  1402. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1403. unsigned int val;
  1404. val = inw(ICEMT1724(ice, SPDIF_CTRL));
  1405. decode_spdif_bits(&ucontrol->value.iec958, val);
  1406. return 0;
  1407. }
  1408. static int snd_vt1724_spdif_default_put(struct snd_kcontrol *kcontrol,
  1409. struct snd_ctl_elem_value *ucontrol)
  1410. {
  1411. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1412. unsigned int val, old;
  1413. val = encode_spdif_bits(&ucontrol->value.iec958);
  1414. spin_lock_irq(&ice->reg_lock);
  1415. old = inw(ICEMT1724(ice, SPDIF_CTRL));
  1416. if (val != old)
  1417. update_spdif_bits(ice, val);
  1418. spin_unlock_irq(&ice->reg_lock);
  1419. return val != old;
  1420. }
  1421. static struct snd_kcontrol_new snd_vt1724_spdif_default __devinitdata =
  1422. {
  1423. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  1424. .name = SNDRV_CTL_NAME_IEC958("", PLAYBACK, DEFAULT),
  1425. .info = snd_vt1724_spdif_info,
  1426. .get = snd_vt1724_spdif_default_get,
  1427. .put = snd_vt1724_spdif_default_put
  1428. };
  1429. static int snd_vt1724_spdif_maskc_get(struct snd_kcontrol *kcontrol,
  1430. struct snd_ctl_elem_value *ucontrol)
  1431. {
  1432. ucontrol->value.iec958.status[0] = IEC958_AES0_NONAUDIO |
  1433. IEC958_AES0_PROFESSIONAL |
  1434. IEC958_AES0_CON_NOT_COPYRIGHT |
  1435. IEC958_AES0_CON_EMPHASIS;
  1436. ucontrol->value.iec958.status[1] = IEC958_AES1_CON_ORIGINAL |
  1437. IEC958_AES1_CON_CATEGORY;
  1438. ucontrol->value.iec958.status[3] = IEC958_AES3_CON_FS;
  1439. return 0;
  1440. }
  1441. static int snd_vt1724_spdif_maskp_get(struct snd_kcontrol *kcontrol,
  1442. struct snd_ctl_elem_value *ucontrol)
  1443. {
  1444. ucontrol->value.iec958.status[0] = IEC958_AES0_NONAUDIO |
  1445. IEC958_AES0_PROFESSIONAL |
  1446. IEC958_AES0_PRO_FS |
  1447. IEC958_AES0_PRO_EMPHASIS;
  1448. return 0;
  1449. }
  1450. static struct snd_kcontrol_new snd_vt1724_spdif_maskc __devinitdata =
  1451. {
  1452. .access = SNDRV_CTL_ELEM_ACCESS_READ,
  1453. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  1454. .name = SNDRV_CTL_NAME_IEC958("", PLAYBACK, CON_MASK),
  1455. .info = snd_vt1724_spdif_info,
  1456. .get = snd_vt1724_spdif_maskc_get,
  1457. };
  1458. static struct snd_kcontrol_new snd_vt1724_spdif_maskp __devinitdata =
  1459. {
  1460. .access = SNDRV_CTL_ELEM_ACCESS_READ,
  1461. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  1462. .name = SNDRV_CTL_NAME_IEC958("", PLAYBACK, PRO_MASK),
  1463. .info = snd_vt1724_spdif_info,
  1464. .get = snd_vt1724_spdif_maskp_get,
  1465. };
  1466. #define snd_vt1724_spdif_sw_info snd_ctl_boolean_mono_info
  1467. static int snd_vt1724_spdif_sw_get(struct snd_kcontrol *kcontrol,
  1468. struct snd_ctl_elem_value *ucontrol)
  1469. {
  1470. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1471. ucontrol->value.integer.value[0] = inb(ICEREG1724(ice, SPDIF_CFG)) &
  1472. VT1724_CFG_SPDIF_OUT_EN ? 1 : 0;
  1473. return 0;
  1474. }
  1475. static int snd_vt1724_spdif_sw_put(struct snd_kcontrol *kcontrol,
  1476. struct snd_ctl_elem_value *ucontrol)
  1477. {
  1478. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1479. unsigned char old, val;
  1480. spin_lock_irq(&ice->reg_lock);
  1481. old = val = inb(ICEREG1724(ice, SPDIF_CFG));
  1482. val &= ~VT1724_CFG_SPDIF_OUT_EN;
  1483. if (ucontrol->value.integer.value[0])
  1484. val |= VT1724_CFG_SPDIF_OUT_EN;
  1485. if (old != val)
  1486. outb(val, ICEREG1724(ice, SPDIF_CFG));
  1487. spin_unlock_irq(&ice->reg_lock);
  1488. return old != val;
  1489. }
  1490. static struct snd_kcontrol_new snd_vt1724_spdif_switch __devinitdata =
  1491. {
  1492. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  1493. /* FIXME: the following conflict with IEC958 Playback Route */
  1494. /* .name = SNDRV_CTL_NAME_IEC958("", PLAYBACK, SWITCH), */
  1495. .name = SNDRV_CTL_NAME_IEC958("Output ", NONE, SWITCH),
  1496. .info = snd_vt1724_spdif_sw_info,
  1497. .get = snd_vt1724_spdif_sw_get,
  1498. .put = snd_vt1724_spdif_sw_put
  1499. };
  1500. #if 0 /* NOT USED YET */
  1501. /*
  1502. * GPIO access from extern
  1503. */
  1504. #define snd_vt1724_gpio_info snd_ctl_boolean_mono_info
  1505. int snd_vt1724_gpio_get(struct snd_kcontrol *kcontrol,
  1506. struct snd_ctl_elem_value *ucontrol)
  1507. {
  1508. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1509. int shift = kcontrol->private_value & 0xff;
  1510. int invert = (kcontrol->private_value & (1<<24)) ? 1 : 0;
  1511. snd_ice1712_save_gpio_status(ice);
  1512. ucontrol->value.integer.value[0] =
  1513. (snd_ice1712_gpio_read(ice) & (1 << shift) ? 1 : 0) ^ invert;
  1514. snd_ice1712_restore_gpio_status(ice);
  1515. return 0;
  1516. }
  1517. int snd_ice1712_gpio_put(struct snd_kcontrol *kcontrol,
  1518. struct snd_ctl_elem_value *ucontrol)
  1519. {
  1520. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1521. int shift = kcontrol->private_value & 0xff;
  1522. int invert = (kcontrol->private_value & (1<<24)) ? mask : 0;
  1523. unsigned int val, nval;
  1524. if (kcontrol->private_value & (1 << 31))
  1525. return -EPERM;
  1526. nval = (ucontrol->value.integer.value[0] ? (1 << shift) : 0) ^ invert;
  1527. snd_ice1712_save_gpio_status(ice);
  1528. val = snd_ice1712_gpio_read(ice);
  1529. nval |= val & ~(1 << shift);
  1530. if (val != nval)
  1531. snd_ice1712_gpio_write(ice, nval);
  1532. snd_ice1712_restore_gpio_status(ice);
  1533. return val != nval;
  1534. }
  1535. #endif /* NOT USED YET */
  1536. /*
  1537. * rate
  1538. */
  1539. static int snd_vt1724_pro_internal_clock_info(struct snd_kcontrol *kcontrol,
  1540. struct snd_ctl_elem_info *uinfo)
  1541. {
  1542. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1543. uinfo->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
  1544. uinfo->count = 1;
  1545. uinfo->value.enumerated.items = ice->hw_rates->count + 1;
  1546. if (uinfo->value.enumerated.item >= uinfo->value.enumerated.items)
  1547. uinfo->value.enumerated.item = uinfo->value.enumerated.items - 1;
  1548. if (uinfo->value.enumerated.item == uinfo->value.enumerated.items - 1)
  1549. strcpy(uinfo->value.enumerated.name, "IEC958 Input");
  1550. else
  1551. sprintf(uinfo->value.enumerated.name, "%d",
  1552. ice->hw_rates->list[uinfo->value.enumerated.item]);
  1553. return 0;
  1554. }
  1555. static int snd_vt1724_pro_internal_clock_get(struct snd_kcontrol *kcontrol,
  1556. struct snd_ctl_elem_value *ucontrol)
  1557. {
  1558. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1559. unsigned int i, rate;
  1560. spin_lock_irq(&ice->reg_lock);
  1561. if (ice->is_spdif_master(ice)) {
  1562. ucontrol->value.enumerated.item[0] = ice->hw_rates->count;
  1563. } else {
  1564. rate = ice->get_rate(ice);
  1565. ucontrol->value.enumerated.item[0] = 0;
  1566. for (i = 0; i < ice->hw_rates->count; i++) {
  1567. if (ice->hw_rates->list[i] == rate) {
  1568. ucontrol->value.enumerated.item[0] = i;
  1569. break;
  1570. }
  1571. }
  1572. }
  1573. spin_unlock_irq(&ice->reg_lock);
  1574. return 0;
  1575. }
  1576. /* setting clock to external - SPDIF */
  1577. static void stdclock_set_spdif_clock(struct snd_ice1712 *ice)
  1578. {
  1579. unsigned char oval;
  1580. unsigned char i2s_oval;
  1581. oval = inb(ICEMT1724(ice, RATE));
  1582. outb(oval | VT1724_SPDIF_MASTER, ICEMT1724(ice, RATE));
  1583. /* setting 256fs */
  1584. i2s_oval = inb(ICEMT1724(ice, I2S_FORMAT));
  1585. outb(i2s_oval & ~VT1724_MT_I2S_MCLK_128X, ICEMT1724(ice, I2S_FORMAT));
  1586. }
  1587. static int snd_vt1724_pro_internal_clock_put(struct snd_kcontrol *kcontrol,
  1588. struct snd_ctl_elem_value *ucontrol)
  1589. {
  1590. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1591. unsigned int old_rate, new_rate;
  1592. unsigned int item = ucontrol->value.enumerated.item[0];
  1593. unsigned int spdif = ice->hw_rates->count;
  1594. if (item > spdif)
  1595. return -EINVAL;
  1596. spin_lock_irq(&ice->reg_lock);
  1597. if (ice->is_spdif_master(ice))
  1598. old_rate = 0;
  1599. else
  1600. old_rate = ice->get_rate(ice);
  1601. if (item == spdif) {
  1602. /* switching to external clock via SPDIF */
  1603. ice->set_spdif_clock(ice);
  1604. new_rate = 0;
  1605. } else {
  1606. /* internal on-card clock */
  1607. new_rate = ice->hw_rates->list[item];
  1608. ice->pro_rate_default = new_rate;
  1609. spin_unlock_irq(&ice->reg_lock);
  1610. snd_vt1724_set_pro_rate(ice, ice->pro_rate_default, 1);
  1611. spin_lock_irq(&ice->reg_lock);
  1612. }
  1613. spin_unlock_irq(&ice->reg_lock);
  1614. /* the first reset to the SPDIF master mode? */
  1615. if (old_rate != new_rate && !new_rate) {
  1616. /* notify akm chips as well */
  1617. unsigned int i;
  1618. if (ice->gpio.set_pro_rate)
  1619. ice->gpio.set_pro_rate(ice, 0);
  1620. for (i = 0; i < ice->akm_codecs; i++) {
  1621. if (ice->akm[i].ops.set_rate_val)
  1622. ice->akm[i].ops.set_rate_val(&ice->akm[i], 0);
  1623. }
  1624. }
  1625. return old_rate != new_rate;
  1626. }
  1627. static struct snd_kcontrol_new snd_vt1724_pro_internal_clock __devinitdata = {
  1628. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  1629. .name = "Multi Track Internal Clock",
  1630. .info = snd_vt1724_pro_internal_clock_info,
  1631. .get = snd_vt1724_pro_internal_clock_get,
  1632. .put = snd_vt1724_pro_internal_clock_put
  1633. };
  1634. #define snd_vt1724_pro_rate_locking_info snd_ctl_boolean_mono_info
  1635. static int snd_vt1724_pro_rate_locking_get(struct snd_kcontrol *kcontrol,
  1636. struct snd_ctl_elem_value *ucontrol)
  1637. {
  1638. ucontrol->value.integer.value[0] = PRO_RATE_LOCKED;
  1639. return 0;
  1640. }
  1641. static int snd_vt1724_pro_rate_locking_put(struct snd_kcontrol *kcontrol,
  1642. struct snd_ctl_elem_value *ucontrol)
  1643. {
  1644. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1645. int change = 0, nval;
  1646. nval = ucontrol->value.integer.value[0] ? 1 : 0;
  1647. spin_lock_irq(&ice->reg_lock);
  1648. change = PRO_RATE_LOCKED != nval;
  1649. PRO_RATE_LOCKED = nval;
  1650. spin_unlock_irq(&ice->reg_lock);
  1651. return change;
  1652. }
  1653. static struct snd_kcontrol_new snd_vt1724_pro_rate_locking __devinitdata = {
  1654. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  1655. .name = "Multi Track Rate Locking",
  1656. .info = snd_vt1724_pro_rate_locking_info,
  1657. .get = snd_vt1724_pro_rate_locking_get,
  1658. .put = snd_vt1724_pro_rate_locking_put
  1659. };
  1660. #define snd_vt1724_pro_rate_reset_info snd_ctl_boolean_mono_info
  1661. static int snd_vt1724_pro_rate_reset_get(struct snd_kcontrol *kcontrol,
  1662. struct snd_ctl_elem_value *ucontrol)
  1663. {
  1664. ucontrol->value.integer.value[0] = PRO_RATE_RESET ? 1 : 0;
  1665. return 0;
  1666. }
  1667. static int snd_vt1724_pro_rate_reset_put(struct snd_kcontrol *kcontrol,
  1668. struct snd_ctl_elem_value *ucontrol)
  1669. {
  1670. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1671. int change = 0, nval;
  1672. nval = ucontrol->value.integer.value[0] ? 1 : 0;
  1673. spin_lock_irq(&ice->reg_lock);
  1674. change = PRO_RATE_RESET != nval;
  1675. PRO_RATE_RESET = nval;
  1676. spin_unlock_irq(&ice->reg_lock);
  1677. return change;
  1678. }
  1679. static struct snd_kcontrol_new snd_vt1724_pro_rate_reset __devinitdata = {
  1680. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  1681. .name = "Multi Track Rate Reset",
  1682. .info = snd_vt1724_pro_rate_reset_info,
  1683. .get = snd_vt1724_pro_rate_reset_get,
  1684. .put = snd_vt1724_pro_rate_reset_put
  1685. };
  1686. /*
  1687. * routing
  1688. */
  1689. static int snd_vt1724_pro_route_info(struct snd_kcontrol *kcontrol,
  1690. struct snd_ctl_elem_info *uinfo)
  1691. {
  1692. static char *texts[] = {
  1693. "PCM Out", /* 0 */
  1694. "H/W In 0", "H/W In 1", /* 1-2 */
  1695. "IEC958 In L", "IEC958 In R", /* 3-4 */
  1696. };
  1697. uinfo->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
  1698. uinfo->count = 1;
  1699. uinfo->value.enumerated.items = 5;
  1700. if (uinfo->value.enumerated.item >= uinfo->value.enumerated.items)
  1701. uinfo->value.enumerated.item = uinfo->value.enumerated.items - 1;
  1702. strcpy(uinfo->value.enumerated.name, texts[uinfo->value.enumerated.item]);
  1703. return 0;
  1704. }
  1705. static inline int analog_route_shift(int idx)
  1706. {
  1707. return (idx % 2) * 12 + ((idx / 2) * 3) + 8;
  1708. }
  1709. static inline int digital_route_shift(int idx)
  1710. {
  1711. return idx * 3;
  1712. }
  1713. static int get_route_val(struct snd_ice1712 *ice, int shift)
  1714. {
  1715. unsigned long val;
  1716. unsigned char eitem;
  1717. static const unsigned char xlate[8] = {
  1718. 0, 255, 1, 2, 255, 255, 3, 4,
  1719. };
  1720. val = inl(ICEMT1724(ice, ROUTE_PLAYBACK));
  1721. val >>= shift;
  1722. val &= 7; /* we now have 3 bits per output */
  1723. eitem = xlate[val];
  1724. if (eitem == 255) {
  1725. snd_BUG();
  1726. return 0;
  1727. }
  1728. return eitem;
  1729. }
  1730. static int put_route_val(struct snd_ice1712 *ice, unsigned int val, int shift)
  1731. {
  1732. unsigned int old_val, nval;
  1733. int change;
  1734. static const unsigned char xroute[8] = {
  1735. 0, /* PCM */
  1736. 2, /* PSDIN0 Left */
  1737. 3, /* PSDIN0 Right */
  1738. 6, /* SPDIN Left */
  1739. 7, /* SPDIN Right */
  1740. };
  1741. nval = xroute[val % 5];
  1742. val = old_val = inl(ICEMT1724(ice, ROUTE_PLAYBACK));
  1743. val &= ~(0x07 << shift);
  1744. val |= nval << shift;
  1745. change = val != old_val;
  1746. if (change)
  1747. outl(val, ICEMT1724(ice, ROUTE_PLAYBACK));
  1748. return change;
  1749. }
  1750. static int snd_vt1724_pro_route_analog_get(struct snd_kcontrol *kcontrol,
  1751. struct snd_ctl_elem_value *ucontrol)
  1752. {
  1753. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1754. int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
  1755. ucontrol->value.enumerated.item[0] =
  1756. get_route_val(ice, analog_route_shift(idx));
  1757. return 0;
  1758. }
  1759. static int snd_vt1724_pro_route_analog_put(struct snd_kcontrol *kcontrol,
  1760. struct snd_ctl_elem_value *ucontrol)
  1761. {
  1762. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1763. int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
  1764. return put_route_val(ice, ucontrol->value.enumerated.item[0],
  1765. analog_route_shift(idx));
  1766. }
  1767. static int snd_vt1724_pro_route_spdif_get(struct snd_kcontrol *kcontrol,
  1768. struct snd_ctl_elem_value *ucontrol)
  1769. {
  1770. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1771. int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
  1772. ucontrol->value.enumerated.item[0] =
  1773. get_route_val(ice, digital_route_shift(idx));
  1774. return 0;
  1775. }
  1776. static int snd_vt1724_pro_route_spdif_put(struct snd_kcontrol *kcontrol,
  1777. struct snd_ctl_elem_value *ucontrol)
  1778. {
  1779. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1780. int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
  1781. return put_route_val(ice, ucontrol->value.enumerated.item[0],
  1782. digital_route_shift(idx));
  1783. }
  1784. static struct snd_kcontrol_new snd_vt1724_mixer_pro_analog_route __devinitdata = {
  1785. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  1786. .name = "H/W Playback Route",
  1787. .info = snd_vt1724_pro_route_info,
  1788. .get = snd_vt1724_pro_route_analog_get,
  1789. .put = snd_vt1724_pro_route_analog_put,
  1790. };
  1791. static struct snd_kcontrol_new snd_vt1724_mixer_pro_spdif_route __devinitdata = {
  1792. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  1793. .name = SNDRV_CTL_NAME_IEC958("", PLAYBACK, NONE) "Route",
  1794. .info = snd_vt1724_pro_route_info,
  1795. .get = snd_vt1724_pro_route_spdif_get,
  1796. .put = snd_vt1724_pro_route_spdif_put,
  1797. .count = 2,
  1798. };
  1799. static int snd_vt1724_pro_peak_info(struct snd_kcontrol *kcontrol,
  1800. struct snd_ctl_elem_info *uinfo)
  1801. {
  1802. uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
  1803. uinfo->count = 22; /* FIXME: for compatibility with ice1712... */
  1804. uinfo->value.integer.min = 0;
  1805. uinfo->value.integer.max = 255;
  1806. return 0;
  1807. }
  1808. static int snd_vt1724_pro_peak_get(struct snd_kcontrol *kcontrol,
  1809. struct snd_ctl_elem_value *ucontrol)
  1810. {
  1811. struct snd_ice1712 *ice = snd_kcontrol_chip(kcontrol);
  1812. int idx;
  1813. spin_lock_irq(&ice->reg_lock);
  1814. for (idx = 0; idx < 22; idx++) {
  1815. outb(idx, ICEMT1724(ice, MONITOR_PEAKINDEX));
  1816. ucontrol->value.integer.value[idx] =
  1817. inb(ICEMT1724(ice, MONITOR_PEAKDATA));
  1818. }
  1819. spin_unlock_irq(&ice->reg_lock);
  1820. return 0;
  1821. }
  1822. static struct snd_kcontrol_new snd_vt1724_mixer_pro_peak __devinitdata = {
  1823. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  1824. .name = "Multi Track Peak",
  1825. .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
  1826. .info = snd_vt1724_pro_peak_info,
  1827. .get = snd_vt1724_pro_peak_get
  1828. };
  1829. /*
  1830. *
  1831. */
  1832. static struct snd_ice1712_card_info no_matched __devinitdata;
  1833. static struct snd_ice1712_card_info *card_tables[] __devinitdata = {
  1834. snd_vt1724_revo_cards,
  1835. snd_vt1724_amp_cards,
  1836. snd_vt1724_aureon_cards,
  1837. snd_vt1720_mobo_cards,
  1838. snd_vt1720_pontis_cards,
  1839. snd_vt1724_prodigy_hifi_cards,
  1840. snd_vt1724_prodigy192_cards,
  1841. snd_vt1724_juli_cards,
  1842. snd_vt1724_phase_cards,
  1843. snd_vt1724_wtm_cards,
  1844. snd_vt1724_se_cards,
  1845. NULL,
  1846. };
  1847. /*
  1848. */
  1849. static void wait_i2c_busy(struct snd_ice1712 *ice)
  1850. {
  1851. int t = 0x10000;
  1852. while ((inb(ICEREG1724(ice, I2C_CTRL)) & VT1724_I2C_BUSY) && t--)
  1853. ;
  1854. if (t == -1)
  1855. printk(KERN_ERR "ice1724: i2c busy timeout\n");
  1856. }
  1857. unsigned char snd_vt1724_read_i2c(struct snd_ice1712 *ice,
  1858. unsigned char dev, unsigned char addr)
  1859. {
  1860. unsigned char val;
  1861. mutex_lock(&ice->i2c_mutex);
  1862. wait_i2c_busy(ice);
  1863. outb(addr, ICEREG1724(ice, I2C_BYTE_ADDR));
  1864. outb(dev & ~VT1724_I2C_WRITE, ICEREG1724(ice, I2C_DEV_ADDR));
  1865. wait_i2c_busy(ice);
  1866. val = inb(ICEREG1724(ice, I2C_DATA));
  1867. mutex_unlock(&ice->i2c_mutex);
  1868. /* printk("i2c_read: [0x%x,0x%x] = 0x%x\n", dev, addr, val); */
  1869. return val;
  1870. }
  1871. void snd_vt1724_write_i2c(struct snd_ice1712 *ice,
  1872. unsigned char dev, unsigned char addr, unsigned char data)
  1873. {
  1874. mutex_lock(&ice->i2c_mutex);
  1875. wait_i2c_busy(ice);
  1876. /* printk("i2c_write: [0x%x,0x%x] = 0x%x\n", dev, addr, data); */
  1877. outb(addr, ICEREG1724(ice, I2C_BYTE_ADDR));
  1878. outb(data, ICEREG1724(ice, I2C_DATA));
  1879. outb(dev | VT1724_I2C_WRITE, ICEREG1724(ice, I2C_DEV_ADDR));
  1880. wait_i2c_busy(ice);
  1881. mutex_unlock(&ice->i2c_mutex);
  1882. }
  1883. static int __devinit snd_vt1724_read_eeprom(struct snd_ice1712 *ice,
  1884. const char *modelname)
  1885. {
  1886. const int dev = 0xa0; /* EEPROM device address */
  1887. unsigned int i, size;
  1888. struct snd_ice1712_card_info * const *tbl, *c;
  1889. if (!modelname || !*modelname) {
  1890. ice->eeprom.subvendor = 0;
  1891. if ((inb(ICEREG1724(ice, I2C_CTRL)) & VT1724_I2C_EEPROM) != 0)
  1892. ice->eeprom.subvendor =
  1893. (snd_vt1724_read_i2c(ice, dev, 0x00) << 0) |
  1894. (snd_vt1724_read_i2c(ice, dev, 0x01) << 8) |
  1895. (snd_vt1724_read_i2c(ice, dev, 0x02) << 16) |
  1896. (snd_vt1724_read_i2c(ice, dev, 0x03) << 24);
  1897. if (ice->eeprom.subvendor == 0 ||
  1898. ice->eeprom.subvendor == (unsigned int)-1) {
  1899. /* invalid subvendor from EEPROM, try the PCI
  1900. * subststem ID instead
  1901. */
  1902. u16 vendor, device;
  1903. pci_read_config_word(ice->pci, PCI_SUBSYSTEM_VENDOR_ID,
  1904. &vendor);
  1905. pci_read_config_word(ice->pci, PCI_SUBSYSTEM_ID, &device);
  1906. ice->eeprom.subvendor =
  1907. ((unsigned int)swab16(vendor) << 16) | swab16(device);
  1908. if (ice->eeprom.subvendor == 0 ||
  1909. ice->eeprom.subvendor == (unsigned int)-1) {
  1910. printk(KERN_ERR "ice1724: No valid ID is found\n");
  1911. return -ENXIO;
  1912. }
  1913. }
  1914. }
  1915. for (tbl = card_tables; *tbl; tbl++) {
  1916. for (c = *tbl; c->subvendor; c++) {
  1917. if (modelname && c->model &&
  1918. !strcmp(modelname, c->model)) {
  1919. printk(KERN_INFO "ice1724: Using board model %s\n",
  1920. c->name);
  1921. ice->eeprom.subvendor = c->subvendor;
  1922. } else if (c->subvendor != ice->eeprom.subvendor)
  1923. continue;
  1924. if (!c->eeprom_size || !c->eeprom_data)
  1925. goto found;
  1926. /* if the EEPROM is given by the driver, use it */
  1927. snd_printdd("using the defined eeprom..\n");
  1928. ice->eeprom.version = 2;
  1929. ice->eeprom.size = c->eeprom_size + 6;
  1930. memcpy(ice->eeprom.data, c->eeprom_data, c->eeprom_size);
  1931. goto read_skipped;
  1932. }
  1933. }
  1934. printk(KERN_WARNING "ice1724: No matching model found for ID 0x%x\n",
  1935. ice->eeprom.subvendor);
  1936. found:
  1937. ice->eeprom.size = snd_vt1724_read_i2c(ice, dev, 0x04);
  1938. if (ice->eeprom.size < 6)
  1939. ice->eeprom.size = 32;
  1940. else if (ice->eeprom.size > 32) {
  1941. printk(KERN_ERR "ice1724: Invalid EEPROM (size = %i)\n",
  1942. ice->eeprom.size);
  1943. return -EIO;
  1944. }
  1945. ice->eeprom.version = snd_vt1724_read_i2c(ice, dev, 0x05);
  1946. if (ice->eeprom.version != 2)
  1947. printk(KERN_WARNING "ice1724: Invalid EEPROM version %i\n",
  1948. ice->eeprom.version);
  1949. size = ice->eeprom.size - 6;
  1950. for (i = 0; i < size; i++)
  1951. ice->eeprom.data[i] = snd_vt1724_read_i2c(ice, dev, i + 6);
  1952. read_skipped:
  1953. ice->eeprom.gpiomask = eeprom_triple(ice, ICE_EEP2_GPIO_MASK);
  1954. ice->eeprom.gpiostate = eeprom_triple(ice, ICE_EEP2_GPIO_STATE);
  1955. ice->eeprom.gpiodir = eeprom_triple(ice, ICE_EEP2_GPIO_DIR);
  1956. return 0;
  1957. }
  1958. static void __devinit snd_vt1724_chip_reset(struct snd_ice1712 *ice)
  1959. {
  1960. outb(VT1724_RESET , ICEREG1724(ice, CONTROL));
  1961. msleep(10);
  1962. outb(0, ICEREG1724(ice, CONTROL));
  1963. msleep(10);
  1964. }
  1965. static int __devinit snd_vt1724_chip_init(struct snd_ice1712 *ice)
  1966. {
  1967. outb(ice->eeprom.data[ICE_EEP2_SYSCONF], ICEREG1724(ice, SYS_CFG));
  1968. outb(ice->eeprom.data[ICE_EEP2_ACLINK], ICEREG1724(ice, AC97_CFG));
  1969. outb(ice->eeprom.data[ICE_EEP2_I2S], ICEREG1724(ice, I2S_FEATURES));
  1970. outb(ice->eeprom.data[ICE_EEP2_SPDIF], ICEREG1724(ice, SPDIF_CFG));
  1971. ice->gpio.write_mask = ice->eeprom.gpiomask;
  1972. ice->gpio.direction = ice->eeprom.gpiodir;
  1973. snd_vt1724_set_gpio_mask(ice, ice->eeprom.gpiomask);
  1974. snd_vt1724_set_gpio_dir(ice, ice->eeprom.gpiodir);
  1975. snd_vt1724_set_gpio_data(ice, ice->eeprom.gpiostate);
  1976. outb(0, ICEREG1724(ice, POWERDOWN));
  1977. return 0;
  1978. }
  1979. static int __devinit snd_vt1724_spdif_build_controls(struct snd_ice1712 *ice)
  1980. {
  1981. int err;
  1982. struct snd_kcontrol *kctl;
  1983. if (snd_BUG_ON(!ice->pcm))
  1984. return -EIO;
  1985. err = snd_ctl_add(ice->card, snd_ctl_new1(&snd_vt1724_mixer_pro_spdif_route, ice));
  1986. if (err < 0)
  1987. return err;
  1988. err = snd_ctl_add(ice->card, snd_ctl_new1(&snd_vt1724_spdif_switch, ice));
  1989. if (err < 0)
  1990. return err;
  1991. err = snd_ctl_add(ice->card, kctl = snd_ctl_new1(&snd_vt1724_spdif_default, ice));
  1992. if (err < 0)
  1993. return err;
  1994. kctl->id.device = ice->pcm->device;
  1995. err = snd_ctl_add(ice->card, kctl = snd_ctl_new1(&snd_vt1724_spdif_maskc, ice));
  1996. if (err < 0)
  1997. return err;
  1998. kctl->id.device = ice->pcm->device;
  1999. err = snd_ctl_add(ice->card, kctl = snd_ctl_new1(&snd_vt1724_spdif_maskp, ice));
  2000. if (err < 0)
  2001. return err;
  2002. kctl->id.device = ice->pcm->device;
  2003. #if 0 /* use default only */
  2004. err = snd_ctl_add(ice->card, kctl = snd_ctl_new1(&snd_vt1724_spdif_stream, ice));
  2005. if (err < 0)
  2006. return err;
  2007. kctl->id.device = ice->pcm->device;
  2008. ice->spdif.stream_ctl = kctl;
  2009. #endif
  2010. return 0;
  2011. }
  2012. static int __devinit snd_vt1724_build_controls(struct snd_ice1712 *ice)
  2013. {
  2014. int err;
  2015. err = snd_ctl_add(ice->card, snd_ctl_new1(&snd_vt1724_eeprom, ice));
  2016. if (err < 0)
  2017. return err;
  2018. err = snd_ctl_add(ice->card, snd_ctl_new1(&snd_vt1724_pro_internal_clock, ice));
  2019. if (err < 0)
  2020. return err;
  2021. err = snd_ctl_add(ice->card, snd_ctl_new1(&snd_vt1724_pro_rate_locking, ice));
  2022. if (err < 0)
  2023. return err;
  2024. err = snd_ctl_add(ice->card, snd_ctl_new1(&snd_vt1724_pro_rate_reset, ice));
  2025. if (err < 0)
  2026. return err;
  2027. if (ice->num_total_dacs > 0) {
  2028. struct snd_kcontrol_new tmp = snd_vt1724_mixer_pro_analog_route;
  2029. tmp.count = ice->num_total_dacs;
  2030. if (ice->vt1720 && tmp.count > 2)
  2031. tmp.count = 2;
  2032. err = snd_ctl_add(ice->card, snd_ctl_new1(&tmp, ice));
  2033. if (err < 0)
  2034. return err;
  2035. }
  2036. err = snd_ctl_add(ice->card, snd_ctl_new1(&snd_vt1724_mixer_pro_peak, ice));
  2037. if (err < 0)
  2038. return err;
  2039. return 0;
  2040. }
  2041. static int snd_vt1724_free(struct snd_ice1712 *ice)
  2042. {
  2043. if (!ice->port)
  2044. goto __hw_end;
  2045. /* mask all interrupts */
  2046. outb(0xff, ICEMT1724(ice, DMA_INT_MASK));
  2047. outb(0xff, ICEREG1724(ice, IRQMASK));
  2048. /* --- */
  2049. __hw_end:
  2050. if (ice->irq >= 0)
  2051. free_irq(ice->irq, ice);
  2052. pci_release_regions(ice->pci);
  2053. snd_ice1712_akm4xxx_free(ice);
  2054. pci_disable_device(ice->pci);
  2055. kfree(ice->spec);
  2056. kfree(ice);
  2057. return 0;
  2058. }
  2059. static int snd_vt1724_dev_free(struct snd_device *device)
  2060. {
  2061. struct snd_ice1712 *ice = device->device_data;
  2062. return snd_vt1724_free(ice);
  2063. }
  2064. static int __devinit snd_vt1724_create(struct snd_card *card,
  2065. struct pci_dev *pci,
  2066. const char *modelname,
  2067. struct snd_ice1712 **r_ice1712)
  2068. {
  2069. struct snd_ice1712 *ice;
  2070. int err;
  2071. static struct snd_device_ops ops = {
  2072. .dev_free = snd_vt1724_dev_free,
  2073. };
  2074. *r_ice1712 = NULL;
  2075. /* enable PCI device */
  2076. err = pci_enable_device(pci);
  2077. if (err < 0)
  2078. return err;
  2079. ice = kzalloc(sizeof(*ice), GFP_KERNEL);
  2080. if (ice == NULL) {
  2081. pci_disable_device(pci);
  2082. return -ENOMEM;
  2083. }
  2084. ice->vt1724 = 1;
  2085. spin_lock_init(&ice->reg_lock);
  2086. mutex_init(&ice->gpio_mutex);
  2087. mutex_init(&ice->open_mutex);
  2088. mutex_init(&ice->i2c_mutex);
  2089. ice->gpio.set_mask = snd_vt1724_set_gpio_mask;
  2090. ice->gpio.set_dir = snd_vt1724_set_gpio_dir;
  2091. ice->gpio.set_data = snd_vt1724_set_gpio_data;
  2092. ice->gpio.get_data = snd_vt1724_get_gpio_data;
  2093. ice->card = card;
  2094. ice->pci = pci;
  2095. ice->irq = -1;
  2096. pci_set_master(pci);
  2097. snd_vt1724_proc_init(ice);
  2098. synchronize_irq(pci->irq);
  2099. err = pci_request_regions(pci, "ICE1724");
  2100. if (err < 0) {
  2101. kfree(ice);
  2102. pci_disable_device(pci);
  2103. return err;
  2104. }
  2105. ice->port = pci_resource_start(pci, 0);
  2106. ice->profi_port = pci_resource_start(pci, 1);
  2107. if (request_irq(pci->irq, snd_vt1724_interrupt,
  2108. IRQF_SHARED, "ICE1724", ice)) {
  2109. snd_printk(KERN_ERR "unable to grab IRQ %d\n", pci->irq);
  2110. snd_vt1724_free(ice);
  2111. return -EIO;
  2112. }
  2113. ice->irq = pci->irq;
  2114. snd_vt1724_chip_reset(ice);
  2115. if (snd_vt1724_read_eeprom(ice, modelname) < 0) {
  2116. snd_vt1724_free(ice);
  2117. return -EIO;
  2118. }
  2119. if (snd_vt1724_chip_init(ice) < 0) {
  2120. snd_vt1724_free(ice);
  2121. return -EIO;
  2122. }
  2123. /* MPU_RX and TX irq masks are cleared later dynamically */
  2124. outb(VT1724_IRQ_MPU_RX | VT1724_IRQ_MPU_TX , ICEREG1724(ice, IRQMASK));
  2125. /* don't handle FIFO overrun/underruns (just yet),
  2126. * since they cause machine lockups
  2127. */
  2128. outb(VT1724_MULTI_FIFO_ERR, ICEMT1724(ice, DMA_INT_MASK));
  2129. err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, ice, &ops);
  2130. if (err < 0) {
  2131. snd_vt1724_free(ice);
  2132. return err;
  2133. }
  2134. snd_card_set_dev(card, &pci->dev);
  2135. *r_ice1712 = ice;
  2136. return 0;
  2137. }
  2138. /*
  2139. *
  2140. * Registration
  2141. *
  2142. */
  2143. static int __devinit snd_vt1724_probe(struct pci_dev *pci,
  2144. const struct pci_device_id *pci_id)
  2145. {
  2146. static int dev;
  2147. struct snd_card *card;
  2148. struct snd_ice1712 *ice;
  2149. int pcm_dev = 0, err;
  2150. struct snd_ice1712_card_info * const *tbl, *c;
  2151. if (dev >= SNDRV_CARDS)
  2152. return -ENODEV;
  2153. if (!enable[dev]) {
  2154. dev++;
  2155. return -ENOENT;
  2156. }
  2157. card = snd_card_new(index[dev], id[dev], THIS_MODULE, 0);
  2158. if (card == NULL)
  2159. return -ENOMEM;
  2160. strcpy(card->driver, "ICE1724");
  2161. strcpy(card->shortname, "ICEnsemble ICE1724");
  2162. err = snd_vt1724_create(card, pci, model[dev], &ice);
  2163. if (err < 0) {
  2164. snd_card_free(card);
  2165. return err;
  2166. }
  2167. for (tbl = card_tables; *tbl; tbl++) {
  2168. for (c = *tbl; c->subvendor; c++) {
  2169. if (c->subvendor == ice->eeprom.subvendor) {
  2170. strcpy(card->shortname, c->name);
  2171. if (c->driver) /* specific driver? */
  2172. strcpy(card->driver, c->driver);
  2173. if (c->chip_init) {
  2174. err = c->chip_init(ice);
  2175. if (err < 0) {
  2176. snd_card_free(card);
  2177. return err;
  2178. }
  2179. }
  2180. goto __found;
  2181. }
  2182. }
  2183. }
  2184. c = &no_matched;
  2185. __found:
  2186. /*
  2187. * VT1724 has separate DMAs for the analog and the SPDIF streams while
  2188. * ICE1712 has only one for both (mixed up).
  2189. *
  2190. * Confusingly the analog PCM is named "professional" here because it
  2191. * was called so in ice1712 driver, and vt1724 driver is derived from
  2192. * ice1712 driver.
  2193. */
  2194. ice->pro_rate_default = PRO_RATE_DEFAULT;
  2195. if (!ice->is_spdif_master)
  2196. ice->is_spdif_master = stdclock_is_spdif_master;
  2197. if (!ice->get_rate)
  2198. ice->get_rate = stdclock_get_rate;
  2199. if (!ice->set_rate)
  2200. ice->set_rate = stdclock_set_rate;
  2201. if (!ice->set_mclk)
  2202. ice->set_mclk = stdclock_set_mclk;
  2203. if (!ice->set_spdif_clock)
  2204. ice->set_spdif_clock = stdclock_set_spdif_clock;
  2205. if (!ice->hw_rates)
  2206. set_std_hw_rates(ice);
  2207. err = snd_vt1724_pcm_profi(ice, pcm_dev++);
  2208. if (err < 0) {
  2209. snd_card_free(card);
  2210. return err;
  2211. }
  2212. err = snd_vt1724_pcm_spdif(ice, pcm_dev++);
  2213. if (err < 0) {
  2214. snd_card_free(card);
  2215. return err;
  2216. }
  2217. err = snd_vt1724_pcm_indep(ice, pcm_dev++);
  2218. if (err < 0) {
  2219. snd_card_free(card);
  2220. return err;
  2221. }
  2222. err = snd_vt1724_ac97_mixer(ice);
  2223. if (err < 0) {
  2224. snd_card_free(card);
  2225. return err;
  2226. }
  2227. err = snd_vt1724_build_controls(ice);
  2228. if (err < 0) {
  2229. snd_card_free(card);
  2230. return err;
  2231. }
  2232. if (ice->pcm && ice->has_spdif) { /* has SPDIF I/O */
  2233. err = snd_vt1724_spdif_build_controls(ice);
  2234. if (err < 0) {
  2235. snd_card_free(card);
  2236. return err;
  2237. }
  2238. }
  2239. if (c->build_controls) {
  2240. err = c->build_controls(ice);
  2241. if (err < 0) {
  2242. snd_card_free(card);
  2243. return err;
  2244. }
  2245. }
  2246. if (!c->no_mpu401) {
  2247. if (ice->eeprom.data[ICE_EEP2_SYSCONF] & VT1724_CFG_MPU401) {
  2248. struct snd_rawmidi *rmidi;
  2249. err = snd_rawmidi_new(card, "MIDI", 0, 1, 1, &rmidi);
  2250. if (err < 0) {
  2251. snd_card_free(card);
  2252. return err;
  2253. }
  2254. ice->rmidi[0] = rmidi;
  2255. rmidi->private_data = ice;
  2256. strcpy(rmidi->name, "ICE1724 MIDI");
  2257. rmidi->info_flags = SNDRV_RAWMIDI_INFO_OUTPUT |
  2258. SNDRV_RAWMIDI_INFO_INPUT |
  2259. SNDRV_RAWMIDI_INFO_DUPLEX;
  2260. snd_rawmidi_set_ops(rmidi, SNDRV_RAWMIDI_STREAM_OUTPUT,
  2261. &vt1724_midi_output_ops);
  2262. snd_rawmidi_set_ops(rmidi, SNDRV_RAWMIDI_STREAM_INPUT,
  2263. &vt1724_midi_input_ops);
  2264. /* set watermarks */
  2265. outb(VT1724_MPU_RX_FIFO | 0x1,
  2266. ICEREG1724(ice, MPU_FIFO_WM));
  2267. outb(0x1, ICEREG1724(ice, MPU_FIFO_WM));
  2268. /* set UART mode */
  2269. outb(VT1724_MPU_UART, ICEREG1724(ice, MPU_CTRL));
  2270. }
  2271. }
  2272. sprintf(card->longname, "%s at 0x%lx, irq %i",
  2273. card->shortname, ice->port, ice->irq);
  2274. err = snd_card_register(card);
  2275. if (err < 0) {
  2276. snd_card_free(card);
  2277. return err;
  2278. }
  2279. pci_set_drvdata(pci, card);
  2280. dev++;
  2281. return 0;
  2282. }
  2283. static void __devexit snd_vt1724_remove(struct pci_dev *pci)
  2284. {
  2285. snd_card_free(pci_get_drvdata(pci));
  2286. pci_set_drvdata(pci, NULL);
  2287. }
  2288. static struct pci_driver driver = {
  2289. .name = "ICE1724",
  2290. .id_table = snd_vt1724_ids,
  2291. .probe = snd_vt1724_probe,
  2292. .remove = __devexit_p(snd_vt1724_remove),
  2293. };
  2294. static int __init alsa_card_ice1724_init(void)
  2295. {
  2296. return pci_register_driver(&driver);
  2297. }
  2298. static void __exit alsa_card_ice1724_exit(void)
  2299. {
  2300. pci_unregister_driver(&driver);
  2301. }
  2302. module_init(alsa_card_ice1724_init)
  2303. module_exit(alsa_card_ice1724_exit)