exynos5250.dtsi 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543
  1. /*
  2. * SAMSUNG EXYNOS5250 SoC device tree source
  3. *
  4. * Copyright (c) 2012 Samsung Electronics Co., Ltd.
  5. * http://www.samsung.com
  6. *
  7. * SAMSUNG EXYNOS5250 SoC device nodes are listed in this file.
  8. * EXYNOS5250 based board files can include this file and provide
  9. * values for board specfic bindings.
  10. *
  11. * Note: This file does not include device nodes for all the controllers in
  12. * EXYNOS5250 SoC. As device tree coverage for EXYNOS5250 increases,
  13. * additional nodes can be added to this file.
  14. *
  15. * This program is free software; you can redistribute it and/or modify
  16. * it under the terms of the GNU General Public License version 2 as
  17. * published by the Free Software Foundation.
  18. */
  19. /include/ "skeleton.dtsi"
  20. / {
  21. compatible = "samsung,exynos5250";
  22. interrupt-parent = <&gic>;
  23. aliases {
  24. spi0 = &spi_0;
  25. spi1 = &spi_1;
  26. spi2 = &spi_2;
  27. gsc0 = &gsc_0;
  28. gsc1 = &gsc_1;
  29. gsc2 = &gsc_2;
  30. gsc3 = &gsc_3;
  31. };
  32. gic:interrupt-controller@10481000 {
  33. compatible = "arm,cortex-a9-gic";
  34. #interrupt-cells = <3>;
  35. interrupt-controller;
  36. reg = <0x10481000 0x1000>, <0x10482000 0x2000>;
  37. };
  38. combiner:interrupt-controller@10440000 {
  39. compatible = "samsung,exynos4210-combiner";
  40. #interrupt-cells = <2>;
  41. interrupt-controller;
  42. samsung,combiner-nr = <32>;
  43. reg = <0x10440000 0x1000>;
  44. interrupts = <0 0 0>, <0 1 0>, <0 2 0>, <0 3 0>,
  45. <0 4 0>, <0 5 0>, <0 6 0>, <0 7 0>,
  46. <0 8 0>, <0 9 0>, <0 10 0>, <0 11 0>,
  47. <0 12 0>, <0 13 0>, <0 14 0>, <0 15 0>,
  48. <0 16 0>, <0 17 0>, <0 18 0>, <0 19 0>,
  49. <0 20 0>, <0 21 0>, <0 22 0>, <0 23 0>,
  50. <0 24 0>, <0 25 0>, <0 26 0>, <0 27 0>,
  51. <0 28 0>, <0 29 0>, <0 30 0>, <0 31 0>;
  52. };
  53. watchdog {
  54. compatible = "samsung,s3c2410-wdt";
  55. reg = <0x101D0000 0x100>;
  56. interrupts = <0 42 0>;
  57. };
  58. rtc {
  59. compatible = "samsung,s3c6410-rtc";
  60. reg = <0x101E0000 0x100>;
  61. interrupts = <0 43 0>, <0 44 0>;
  62. };
  63. serial@12C00000 {
  64. compatible = "samsung,exynos4210-uart";
  65. reg = <0x12C00000 0x100>;
  66. interrupts = <0 51 0>;
  67. };
  68. serial@12C10000 {
  69. compatible = "samsung,exynos4210-uart";
  70. reg = <0x12C10000 0x100>;
  71. interrupts = <0 52 0>;
  72. };
  73. serial@12C20000 {
  74. compatible = "samsung,exynos4210-uart";
  75. reg = <0x12C20000 0x100>;
  76. interrupts = <0 53 0>;
  77. };
  78. serial@12C30000 {
  79. compatible = "samsung,exynos4210-uart";
  80. reg = <0x12C30000 0x100>;
  81. interrupts = <0 54 0>;
  82. };
  83. i2c@12C60000 {
  84. compatible = "samsung,s3c2440-i2c";
  85. reg = <0x12C60000 0x100>;
  86. interrupts = <0 56 0>;
  87. #address-cells = <1>;
  88. #size-cells = <0>;
  89. };
  90. i2c@12C70000 {
  91. compatible = "samsung,s3c2440-i2c";
  92. reg = <0x12C70000 0x100>;
  93. interrupts = <0 57 0>;
  94. #address-cells = <1>;
  95. #size-cells = <0>;
  96. };
  97. i2c@12C80000 {
  98. compatible = "samsung,s3c2440-i2c";
  99. reg = <0x12C80000 0x100>;
  100. interrupts = <0 58 0>;
  101. #address-cells = <1>;
  102. #size-cells = <0>;
  103. };
  104. i2c@12C90000 {
  105. compatible = "samsung,s3c2440-i2c";
  106. reg = <0x12C90000 0x100>;
  107. interrupts = <0 59 0>;
  108. #address-cells = <1>;
  109. #size-cells = <0>;
  110. };
  111. i2c@12CA0000 {
  112. compatible = "samsung,s3c2440-i2c";
  113. reg = <0x12CA0000 0x100>;
  114. interrupts = <0 60 0>;
  115. #address-cells = <1>;
  116. #size-cells = <0>;
  117. };
  118. i2c@12CB0000 {
  119. compatible = "samsung,s3c2440-i2c";
  120. reg = <0x12CB0000 0x100>;
  121. interrupts = <0 61 0>;
  122. #address-cells = <1>;
  123. #size-cells = <0>;
  124. };
  125. i2c@12CC0000 {
  126. compatible = "samsung,s3c2440-i2c";
  127. reg = <0x12CC0000 0x100>;
  128. interrupts = <0 62 0>;
  129. #address-cells = <1>;
  130. #size-cells = <0>;
  131. };
  132. i2c@12CD0000 {
  133. compatible = "samsung,s3c2440-i2c";
  134. reg = <0x12CD0000 0x100>;
  135. interrupts = <0 63 0>;
  136. #address-cells = <1>;
  137. #size-cells = <0>;
  138. };
  139. i2c@12CE0000 {
  140. compatible = "samsung,s3c2440-hdmiphy-i2c";
  141. reg = <0x12CE0000 0x1000>;
  142. interrupts = <0 64 0>;
  143. #address-cells = <1>;
  144. #size-cells = <0>;
  145. };
  146. spi_0: spi@12d20000 {
  147. compatible = "samsung,exynos4210-spi";
  148. reg = <0x12d20000 0x100>;
  149. interrupts = <0 66 0>;
  150. tx-dma-channel = <&pdma0 5>; /* preliminary */
  151. rx-dma-channel = <&pdma0 4>; /* preliminary */
  152. #address-cells = <1>;
  153. #size-cells = <0>;
  154. };
  155. spi_1: spi@12d30000 {
  156. compatible = "samsung,exynos4210-spi";
  157. reg = <0x12d30000 0x100>;
  158. interrupts = <0 67 0>;
  159. tx-dma-channel = <&pdma1 5>; /* preliminary */
  160. rx-dma-channel = <&pdma1 4>; /* preliminary */
  161. #address-cells = <1>;
  162. #size-cells = <0>;
  163. };
  164. spi_2: spi@12d40000 {
  165. compatible = "samsung,exynos4210-spi";
  166. reg = <0x12d40000 0x100>;
  167. interrupts = <0 68 0>;
  168. tx-dma-channel = <&pdma0 7>; /* preliminary */
  169. rx-dma-channel = <&pdma0 6>; /* preliminary */
  170. #address-cells = <1>;
  171. #size-cells = <0>;
  172. };
  173. dwmmc0@12200000 {
  174. compatible = "samsung,exynos5250-dw-mshc";
  175. reg = <0x12200000 0x1000>;
  176. interrupts = <0 75 0>;
  177. #address-cells = <1>;
  178. #size-cells = <0>;
  179. };
  180. dwmmc1@12210000 {
  181. compatible = "samsung,exynos5250-dw-mshc";
  182. reg = <0x12210000 0x1000>;
  183. interrupts = <0 76 0>;
  184. #address-cells = <1>;
  185. #size-cells = <0>;
  186. };
  187. dwmmc2@12220000 {
  188. compatible = "samsung,exynos5250-dw-mshc";
  189. reg = <0x12220000 0x1000>;
  190. interrupts = <0 77 0>;
  191. #address-cells = <1>;
  192. #size-cells = <0>;
  193. };
  194. dwmmc3@12230000 {
  195. compatible = "samsung,exynos5250-dw-mshc";
  196. reg = <0x12230000 0x1000>;
  197. interrupts = <0 78 0>;
  198. #address-cells = <1>;
  199. #size-cells = <0>;
  200. };
  201. amba {
  202. #address-cells = <1>;
  203. #size-cells = <1>;
  204. compatible = "arm,amba-bus";
  205. interrupt-parent = <&gic>;
  206. ranges;
  207. pdma0: pdma@121A0000 {
  208. compatible = "arm,pl330", "arm,primecell";
  209. reg = <0x121A0000 0x1000>;
  210. interrupts = <0 34 0>;
  211. };
  212. pdma1: pdma@121B0000 {
  213. compatible = "arm,pl330", "arm,primecell";
  214. reg = <0x121B0000 0x1000>;
  215. interrupts = <0 35 0>;
  216. };
  217. mdma0: mdma@10800000 {
  218. compatible = "arm,pl330", "arm,primecell";
  219. reg = <0x10800000 0x1000>;
  220. interrupts = <0 33 0>;
  221. };
  222. mdma1: mdma@11C10000 {
  223. compatible = "arm,pl330", "arm,primecell";
  224. reg = <0x11C10000 0x1000>;
  225. interrupts = <0 124 0>;
  226. };
  227. };
  228. gpio-controllers {
  229. #address-cells = <1>;
  230. #size-cells = <1>;
  231. gpio-controller;
  232. ranges;
  233. gpa0: gpio-controller@11400000 {
  234. compatible = "samsung,exynos4-gpio";
  235. reg = <0x11400000 0x20>;
  236. #gpio-cells = <4>;
  237. };
  238. gpa1: gpio-controller@11400020 {
  239. compatible = "samsung,exynos4-gpio";
  240. reg = <0x11400020 0x20>;
  241. #gpio-cells = <4>;
  242. };
  243. gpa2: gpio-controller@11400040 {
  244. compatible = "samsung,exynos4-gpio";
  245. reg = <0x11400040 0x20>;
  246. #gpio-cells = <4>;
  247. };
  248. gpb0: gpio-controller@11400060 {
  249. compatible = "samsung,exynos4-gpio";
  250. reg = <0x11400060 0x20>;
  251. #gpio-cells = <4>;
  252. };
  253. gpb1: gpio-controller@11400080 {
  254. compatible = "samsung,exynos4-gpio";
  255. reg = <0x11400080 0x20>;
  256. #gpio-cells = <4>;
  257. };
  258. gpb2: gpio-controller@114000A0 {
  259. compatible = "samsung,exynos4-gpio";
  260. reg = <0x114000A0 0x20>;
  261. #gpio-cells = <4>;
  262. };
  263. gpb3: gpio-controller@114000C0 {
  264. compatible = "samsung,exynos4-gpio";
  265. reg = <0x114000C0 0x20>;
  266. #gpio-cells = <4>;
  267. };
  268. gpc0: gpio-controller@114000E0 {
  269. compatible = "samsung,exynos4-gpio";
  270. reg = <0x114000E0 0x20>;
  271. #gpio-cells = <4>;
  272. };
  273. gpc1: gpio-controller@11400100 {
  274. compatible = "samsung,exynos4-gpio";
  275. reg = <0x11400100 0x20>;
  276. #gpio-cells = <4>;
  277. };
  278. gpc2: gpio-controller@11400120 {
  279. compatible = "samsung,exynos4-gpio";
  280. reg = <0x11400120 0x20>;
  281. #gpio-cells = <4>;
  282. };
  283. gpc3: gpio-controller@11400140 {
  284. compatible = "samsung,exynos4-gpio";
  285. reg = <0x11400140 0x20>;
  286. #gpio-cells = <4>;
  287. };
  288. gpc4: gpio-controller@114002E0 {
  289. compatible = "samsung,exynos4-gpio";
  290. reg = <0x114002E0 0x20>;
  291. #gpio-cells = <4>;
  292. };
  293. gpd0: gpio-controller@11400160 {
  294. compatible = "samsung,exynos4-gpio";
  295. reg = <0x11400160 0x20>;
  296. #gpio-cells = <4>;
  297. };
  298. gpd1: gpio-controller@11400180 {
  299. compatible = "samsung,exynos4-gpio";
  300. reg = <0x11400180 0x20>;
  301. #gpio-cells = <4>;
  302. };
  303. gpy0: gpio-controller@114001A0 {
  304. compatible = "samsung,exynos4-gpio";
  305. reg = <0x114001A0 0x20>;
  306. #gpio-cells = <4>;
  307. };
  308. gpy1: gpio-controller@114001C0 {
  309. compatible = "samsung,exynos4-gpio";
  310. reg = <0x114001C0 0x20>;
  311. #gpio-cells = <4>;
  312. };
  313. gpy2: gpio-controller@114001E0 {
  314. compatible = "samsung,exynos4-gpio";
  315. reg = <0x114001E0 0x20>;
  316. #gpio-cells = <4>;
  317. };
  318. gpy3: gpio-controller@11400200 {
  319. compatible = "samsung,exynos4-gpio";
  320. reg = <0x11400200 0x20>;
  321. #gpio-cells = <4>;
  322. };
  323. gpy4: gpio-controller@11400220 {
  324. compatible = "samsung,exynos4-gpio";
  325. reg = <0x11400220 0x20>;
  326. #gpio-cells = <4>;
  327. };
  328. gpy5: gpio-controller@11400240 {
  329. compatible = "samsung,exynos4-gpio";
  330. reg = <0x11400240 0x20>;
  331. #gpio-cells = <4>;
  332. };
  333. gpy6: gpio-controller@11400260 {
  334. compatible = "samsung,exynos4-gpio";
  335. reg = <0x11400260 0x20>;
  336. #gpio-cells = <4>;
  337. };
  338. gpx0: gpio-controller@11400C00 {
  339. compatible = "samsung,exynos4-gpio";
  340. reg = <0x11400C00 0x20>;
  341. #gpio-cells = <4>;
  342. };
  343. gpx1: gpio-controller@11400C20 {
  344. compatible = "samsung,exynos4-gpio";
  345. reg = <0x11400C20 0x20>;
  346. #gpio-cells = <4>;
  347. };
  348. gpx2: gpio-controller@11400C40 {
  349. compatible = "samsung,exynos4-gpio";
  350. reg = <0x11400C40 0x20>;
  351. #gpio-cells = <4>;
  352. };
  353. gpx3: gpio-controller@11400C60 {
  354. compatible = "samsung,exynos4-gpio";
  355. reg = <0x11400C60 0x20>;
  356. #gpio-cells = <4>;
  357. };
  358. gpe0: gpio-controller@13400000 {
  359. compatible = "samsung,exynos4-gpio";
  360. reg = <0x13400000 0x20>;
  361. #gpio-cells = <4>;
  362. };
  363. gpe1: gpio-controller@13400020 {
  364. compatible = "samsung,exynos4-gpio";
  365. reg = <0x13400020 0x20>;
  366. #gpio-cells = <4>;
  367. };
  368. gpf0: gpio-controller@13400040 {
  369. compatible = "samsung,exynos4-gpio";
  370. reg = <0x13400040 0x20>;
  371. #gpio-cells = <4>;
  372. };
  373. gpf1: gpio-controller@13400060 {
  374. compatible = "samsung,exynos4-gpio";
  375. reg = <0x13400060 0x20>;
  376. #gpio-cells = <4>;
  377. };
  378. gpg0: gpio-controller@13400080 {
  379. compatible = "samsung,exynos4-gpio";
  380. reg = <0x13400080 0x20>;
  381. #gpio-cells = <4>;
  382. };
  383. gpg1: gpio-controller@134000A0 {
  384. compatible = "samsung,exynos4-gpio";
  385. reg = <0x134000A0 0x20>;
  386. #gpio-cells = <4>;
  387. };
  388. gpg2: gpio-controller@134000C0 {
  389. compatible = "samsung,exynos4-gpio";
  390. reg = <0x134000C0 0x20>;
  391. #gpio-cells = <4>;
  392. };
  393. gph0: gpio-controller@134000E0 {
  394. compatible = "samsung,exynos4-gpio";
  395. reg = <0x134000E0 0x20>;
  396. #gpio-cells = <4>;
  397. };
  398. gph1: gpio-controller@13400100 {
  399. compatible = "samsung,exynos4-gpio";
  400. reg = <0x13400100 0x20>;
  401. #gpio-cells = <4>;
  402. };
  403. gpv0: gpio-controller@10D10000 {
  404. compatible = "samsung,exynos4-gpio";
  405. reg = <0x10D10000 0x20>;
  406. #gpio-cells = <4>;
  407. };
  408. gpv1: gpio-controller@10D10020 {
  409. compatible = "samsung,exynos4-gpio";
  410. reg = <0x10D10020 0x20>;
  411. #gpio-cells = <4>;
  412. };
  413. gpv2: gpio-controller@10D10040 {
  414. compatible = "samsung,exynos4-gpio";
  415. reg = <0x10D10060 0x20>;
  416. #gpio-cells = <4>;
  417. };
  418. gpv3: gpio-controller@10D10060 {
  419. compatible = "samsung,exynos4-gpio";
  420. reg = <0x10D10080 0x20>;
  421. #gpio-cells = <4>;
  422. };
  423. gpv4: gpio-controller@10D10080 {
  424. compatible = "samsung,exynos4-gpio";
  425. reg = <0x10D100C0 0x20>;
  426. #gpio-cells = <4>;
  427. };
  428. gpz: gpio-controller@03860000 {
  429. compatible = "samsung,exynos4-gpio";
  430. reg = <0x03860000 0x20>;
  431. #gpio-cells = <4>;
  432. };
  433. };
  434. gsc_0: gsc@0x13e00000 {
  435. compatible = "samsung,exynos5-gsc";
  436. reg = <0x13e00000 0x1000>;
  437. interrupts = <0 85 0>;
  438. };
  439. gsc_1: gsc@0x13e10000 {
  440. compatible = "samsung,exynos5-gsc";
  441. reg = <0x13e10000 0x1000>;
  442. interrupts = <0 86 0>;
  443. };
  444. gsc_2: gsc@0x13e20000 {
  445. compatible = "samsung,exynos5-gsc";
  446. reg = <0x13e20000 0x1000>;
  447. interrupts = <0 87 0>;
  448. };
  449. gsc_3: gsc@0x13e30000 {
  450. compatible = "samsung,exynos5-gsc";
  451. reg = <0x13e30000 0x1000>;
  452. interrupts = <0 88 0>;
  453. };
  454. hdmi {
  455. compatible = "samsung,exynos5-hdmi";
  456. reg = <0x14530000 0x100000>;
  457. interrupts = <0 95 0>;
  458. };
  459. mixer {
  460. compatible = "samsung,exynos5-mixer";
  461. reg = <0x14450000 0x10000>;
  462. interrupts = <0 94 0>;
  463. };
  464. };