intel_sprite.c 29 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084
  1. /*
  2. * Copyright © 2011 Intel Corporation
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice (including the next
  12. * paragraph) shall be included in all copies or substantial portions of the
  13. * Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  20. * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  21. * SOFTWARE.
  22. *
  23. * Authors:
  24. * Jesse Barnes <jbarnes@virtuousgeek.org>
  25. *
  26. * New plane/sprite handling.
  27. *
  28. * The older chips had a separate interface for programming plane related
  29. * registers; newer ones are much simpler and we can use the new DRM plane
  30. * support.
  31. */
  32. #include <drm/drmP.h>
  33. #include <drm/drm_crtc.h>
  34. #include <drm/drm_fourcc.h>
  35. #include <drm/drm_rect.h>
  36. #include "intel_drv.h"
  37. #include <drm/i915_drm.h>
  38. #include "i915_drv.h"
  39. static void
  40. vlv_update_plane(struct drm_plane *dplane, struct drm_framebuffer *fb,
  41. struct drm_i915_gem_object *obj, int crtc_x, int crtc_y,
  42. unsigned int crtc_w, unsigned int crtc_h,
  43. uint32_t x, uint32_t y,
  44. uint32_t src_w, uint32_t src_h)
  45. {
  46. struct drm_device *dev = dplane->dev;
  47. struct drm_i915_private *dev_priv = dev->dev_private;
  48. struct intel_plane *intel_plane = to_intel_plane(dplane);
  49. int pipe = intel_plane->pipe;
  50. int plane = intel_plane->plane;
  51. u32 sprctl;
  52. unsigned long sprsurf_offset, linear_offset;
  53. int pixel_size = drm_format_plane_cpp(fb->pixel_format, 0);
  54. sprctl = I915_READ(SPCNTR(pipe, plane));
  55. /* Mask out pixel format bits in case we change it */
  56. sprctl &= ~SP_PIXFORMAT_MASK;
  57. sprctl &= ~SP_YUV_BYTE_ORDER_MASK;
  58. sprctl &= ~SP_TILED;
  59. switch (fb->pixel_format) {
  60. case DRM_FORMAT_YUYV:
  61. sprctl |= SP_FORMAT_YUV422 | SP_YUV_ORDER_YUYV;
  62. break;
  63. case DRM_FORMAT_YVYU:
  64. sprctl |= SP_FORMAT_YUV422 | SP_YUV_ORDER_YVYU;
  65. break;
  66. case DRM_FORMAT_UYVY:
  67. sprctl |= SP_FORMAT_YUV422 | SP_YUV_ORDER_UYVY;
  68. break;
  69. case DRM_FORMAT_VYUY:
  70. sprctl |= SP_FORMAT_YUV422 | SP_YUV_ORDER_VYUY;
  71. break;
  72. case DRM_FORMAT_RGB565:
  73. sprctl |= SP_FORMAT_BGR565;
  74. break;
  75. case DRM_FORMAT_XRGB8888:
  76. sprctl |= SP_FORMAT_BGRX8888;
  77. break;
  78. case DRM_FORMAT_ARGB8888:
  79. sprctl |= SP_FORMAT_BGRA8888;
  80. break;
  81. case DRM_FORMAT_XBGR2101010:
  82. sprctl |= SP_FORMAT_RGBX1010102;
  83. break;
  84. case DRM_FORMAT_ABGR2101010:
  85. sprctl |= SP_FORMAT_RGBA1010102;
  86. break;
  87. case DRM_FORMAT_XBGR8888:
  88. sprctl |= SP_FORMAT_RGBX8888;
  89. break;
  90. case DRM_FORMAT_ABGR8888:
  91. sprctl |= SP_FORMAT_RGBA8888;
  92. break;
  93. default:
  94. /*
  95. * If we get here one of the upper layers failed to filter
  96. * out the unsupported plane formats
  97. */
  98. BUG();
  99. break;
  100. }
  101. if (obj->tiling_mode != I915_TILING_NONE)
  102. sprctl |= SP_TILED;
  103. sprctl |= SP_ENABLE;
  104. /* Sizes are 0 based */
  105. src_w--;
  106. src_h--;
  107. crtc_w--;
  108. crtc_h--;
  109. intel_update_sprite_watermarks(dev, pipe, crtc_w, pixel_size, true);
  110. I915_WRITE(SPSTRIDE(pipe, plane), fb->pitches[0]);
  111. I915_WRITE(SPPOS(pipe, plane), (crtc_y << 16) | crtc_x);
  112. linear_offset = y * fb->pitches[0] + x * pixel_size;
  113. sprsurf_offset = intel_gen4_compute_page_offset(&x, &y,
  114. obj->tiling_mode,
  115. pixel_size,
  116. fb->pitches[0]);
  117. linear_offset -= sprsurf_offset;
  118. if (obj->tiling_mode != I915_TILING_NONE)
  119. I915_WRITE(SPTILEOFF(pipe, plane), (y << 16) | x);
  120. else
  121. I915_WRITE(SPLINOFF(pipe, plane), linear_offset);
  122. I915_WRITE(SPSIZE(pipe, plane), (crtc_h << 16) | crtc_w);
  123. I915_WRITE(SPCNTR(pipe, plane), sprctl);
  124. I915_MODIFY_DISPBASE(SPSURF(pipe, plane), obj->gtt_offset +
  125. sprsurf_offset);
  126. POSTING_READ(SPSURF(pipe, plane));
  127. }
  128. static void
  129. vlv_disable_plane(struct drm_plane *dplane)
  130. {
  131. struct drm_device *dev = dplane->dev;
  132. struct drm_i915_private *dev_priv = dev->dev_private;
  133. struct intel_plane *intel_plane = to_intel_plane(dplane);
  134. int pipe = intel_plane->pipe;
  135. int plane = intel_plane->plane;
  136. I915_WRITE(SPCNTR(pipe, plane), I915_READ(SPCNTR(pipe, plane)) &
  137. ~SP_ENABLE);
  138. /* Activate double buffered register update */
  139. I915_MODIFY_DISPBASE(SPSURF(pipe, plane), 0);
  140. POSTING_READ(SPSURF(pipe, plane));
  141. }
  142. static int
  143. vlv_update_colorkey(struct drm_plane *dplane,
  144. struct drm_intel_sprite_colorkey *key)
  145. {
  146. struct drm_device *dev = dplane->dev;
  147. struct drm_i915_private *dev_priv = dev->dev_private;
  148. struct intel_plane *intel_plane = to_intel_plane(dplane);
  149. int pipe = intel_plane->pipe;
  150. int plane = intel_plane->plane;
  151. u32 sprctl;
  152. if (key->flags & I915_SET_COLORKEY_DESTINATION)
  153. return -EINVAL;
  154. I915_WRITE(SPKEYMINVAL(pipe, plane), key->min_value);
  155. I915_WRITE(SPKEYMAXVAL(pipe, plane), key->max_value);
  156. I915_WRITE(SPKEYMSK(pipe, plane), key->channel_mask);
  157. sprctl = I915_READ(SPCNTR(pipe, plane));
  158. sprctl &= ~SP_SOURCE_KEY;
  159. if (key->flags & I915_SET_COLORKEY_SOURCE)
  160. sprctl |= SP_SOURCE_KEY;
  161. I915_WRITE(SPCNTR(pipe, plane), sprctl);
  162. POSTING_READ(SPKEYMSK(pipe, plane));
  163. return 0;
  164. }
  165. static void
  166. vlv_get_colorkey(struct drm_plane *dplane,
  167. struct drm_intel_sprite_colorkey *key)
  168. {
  169. struct drm_device *dev = dplane->dev;
  170. struct drm_i915_private *dev_priv = dev->dev_private;
  171. struct intel_plane *intel_plane = to_intel_plane(dplane);
  172. int pipe = intel_plane->pipe;
  173. int plane = intel_plane->plane;
  174. u32 sprctl;
  175. key->min_value = I915_READ(SPKEYMINVAL(pipe, plane));
  176. key->max_value = I915_READ(SPKEYMAXVAL(pipe, plane));
  177. key->channel_mask = I915_READ(SPKEYMSK(pipe, plane));
  178. sprctl = I915_READ(SPCNTR(pipe, plane));
  179. if (sprctl & SP_SOURCE_KEY)
  180. key->flags = I915_SET_COLORKEY_SOURCE;
  181. else
  182. key->flags = I915_SET_COLORKEY_NONE;
  183. }
  184. static void
  185. ivb_update_plane(struct drm_plane *plane, struct drm_framebuffer *fb,
  186. struct drm_i915_gem_object *obj, int crtc_x, int crtc_y,
  187. unsigned int crtc_w, unsigned int crtc_h,
  188. uint32_t x, uint32_t y,
  189. uint32_t src_w, uint32_t src_h)
  190. {
  191. struct drm_device *dev = plane->dev;
  192. struct drm_i915_private *dev_priv = dev->dev_private;
  193. struct intel_plane *intel_plane = to_intel_plane(plane);
  194. int pipe = intel_plane->pipe;
  195. u32 sprctl, sprscale = 0;
  196. unsigned long sprsurf_offset, linear_offset;
  197. int pixel_size = drm_format_plane_cpp(fb->pixel_format, 0);
  198. bool scaling_was_enabled = dev_priv->sprite_scaling_enabled;
  199. sprctl = I915_READ(SPRCTL(pipe));
  200. /* Mask out pixel format bits in case we change it */
  201. sprctl &= ~SPRITE_PIXFORMAT_MASK;
  202. sprctl &= ~SPRITE_RGB_ORDER_RGBX;
  203. sprctl &= ~SPRITE_YUV_BYTE_ORDER_MASK;
  204. sprctl &= ~SPRITE_TILED;
  205. switch (fb->pixel_format) {
  206. case DRM_FORMAT_XBGR8888:
  207. sprctl |= SPRITE_FORMAT_RGBX888 | SPRITE_RGB_ORDER_RGBX;
  208. break;
  209. case DRM_FORMAT_XRGB8888:
  210. sprctl |= SPRITE_FORMAT_RGBX888;
  211. break;
  212. case DRM_FORMAT_YUYV:
  213. sprctl |= SPRITE_FORMAT_YUV422 | SPRITE_YUV_ORDER_YUYV;
  214. break;
  215. case DRM_FORMAT_YVYU:
  216. sprctl |= SPRITE_FORMAT_YUV422 | SPRITE_YUV_ORDER_YVYU;
  217. break;
  218. case DRM_FORMAT_UYVY:
  219. sprctl |= SPRITE_FORMAT_YUV422 | SPRITE_YUV_ORDER_UYVY;
  220. break;
  221. case DRM_FORMAT_VYUY:
  222. sprctl |= SPRITE_FORMAT_YUV422 | SPRITE_YUV_ORDER_VYUY;
  223. break;
  224. default:
  225. BUG();
  226. }
  227. if (obj->tiling_mode != I915_TILING_NONE)
  228. sprctl |= SPRITE_TILED;
  229. /* must disable */
  230. sprctl |= SPRITE_TRICKLE_FEED_DISABLE;
  231. sprctl |= SPRITE_ENABLE;
  232. if (IS_HASWELL(dev))
  233. sprctl |= SPRITE_PIPE_CSC_ENABLE;
  234. /* Sizes are 0 based */
  235. src_w--;
  236. src_h--;
  237. crtc_w--;
  238. crtc_h--;
  239. intel_update_sprite_watermarks(dev, pipe, crtc_w, pixel_size, true);
  240. /*
  241. * IVB workaround: must disable low power watermarks for at least
  242. * one frame before enabling scaling. LP watermarks can be re-enabled
  243. * when scaling is disabled.
  244. */
  245. if (crtc_w != src_w || crtc_h != src_h) {
  246. dev_priv->sprite_scaling_enabled |= 1 << pipe;
  247. if (!scaling_was_enabled) {
  248. intel_update_watermarks(dev);
  249. intel_wait_for_vblank(dev, pipe);
  250. }
  251. sprscale = SPRITE_SCALE_ENABLE | (src_w << 16) | src_h;
  252. } else
  253. dev_priv->sprite_scaling_enabled &= ~(1 << pipe);
  254. I915_WRITE(SPRSTRIDE(pipe), fb->pitches[0]);
  255. I915_WRITE(SPRPOS(pipe), (crtc_y << 16) | crtc_x);
  256. linear_offset = y * fb->pitches[0] + x * pixel_size;
  257. sprsurf_offset =
  258. intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode,
  259. pixel_size, fb->pitches[0]);
  260. linear_offset -= sprsurf_offset;
  261. /* HSW consolidates SPRTILEOFF and SPRLINOFF into a single SPROFFSET
  262. * register */
  263. if (IS_HASWELL(dev))
  264. I915_WRITE(SPROFFSET(pipe), (y << 16) | x);
  265. else if (obj->tiling_mode != I915_TILING_NONE)
  266. I915_WRITE(SPRTILEOFF(pipe), (y << 16) | x);
  267. else
  268. I915_WRITE(SPRLINOFF(pipe), linear_offset);
  269. I915_WRITE(SPRSIZE(pipe), (crtc_h << 16) | crtc_w);
  270. if (intel_plane->can_scale)
  271. I915_WRITE(SPRSCALE(pipe), sprscale);
  272. I915_WRITE(SPRCTL(pipe), sprctl);
  273. I915_MODIFY_DISPBASE(SPRSURF(pipe), obj->gtt_offset + sprsurf_offset);
  274. POSTING_READ(SPRSURF(pipe));
  275. /* potentially re-enable LP watermarks */
  276. if (scaling_was_enabled && !dev_priv->sprite_scaling_enabled)
  277. intel_update_watermarks(dev);
  278. }
  279. static void
  280. ivb_disable_plane(struct drm_plane *plane)
  281. {
  282. struct drm_device *dev = plane->dev;
  283. struct drm_i915_private *dev_priv = dev->dev_private;
  284. struct intel_plane *intel_plane = to_intel_plane(plane);
  285. int pipe = intel_plane->pipe;
  286. bool scaling_was_enabled = dev_priv->sprite_scaling_enabled;
  287. I915_WRITE(SPRCTL(pipe), I915_READ(SPRCTL(pipe)) & ~SPRITE_ENABLE);
  288. /* Can't leave the scaler enabled... */
  289. if (intel_plane->can_scale)
  290. I915_WRITE(SPRSCALE(pipe), 0);
  291. /* Activate double buffered register update */
  292. I915_MODIFY_DISPBASE(SPRSURF(pipe), 0);
  293. POSTING_READ(SPRSURF(pipe));
  294. dev_priv->sprite_scaling_enabled &= ~(1 << pipe);
  295. intel_update_sprite_watermarks(dev, pipe, 0, 0, false);
  296. /* potentially re-enable LP watermarks */
  297. if (scaling_was_enabled && !dev_priv->sprite_scaling_enabled)
  298. intel_update_watermarks(dev);
  299. }
  300. static int
  301. ivb_update_colorkey(struct drm_plane *plane,
  302. struct drm_intel_sprite_colorkey *key)
  303. {
  304. struct drm_device *dev = plane->dev;
  305. struct drm_i915_private *dev_priv = dev->dev_private;
  306. struct intel_plane *intel_plane;
  307. u32 sprctl;
  308. int ret = 0;
  309. intel_plane = to_intel_plane(plane);
  310. I915_WRITE(SPRKEYVAL(intel_plane->pipe), key->min_value);
  311. I915_WRITE(SPRKEYMAX(intel_plane->pipe), key->max_value);
  312. I915_WRITE(SPRKEYMSK(intel_plane->pipe), key->channel_mask);
  313. sprctl = I915_READ(SPRCTL(intel_plane->pipe));
  314. sprctl &= ~(SPRITE_SOURCE_KEY | SPRITE_DEST_KEY);
  315. if (key->flags & I915_SET_COLORKEY_DESTINATION)
  316. sprctl |= SPRITE_DEST_KEY;
  317. else if (key->flags & I915_SET_COLORKEY_SOURCE)
  318. sprctl |= SPRITE_SOURCE_KEY;
  319. I915_WRITE(SPRCTL(intel_plane->pipe), sprctl);
  320. POSTING_READ(SPRKEYMSK(intel_plane->pipe));
  321. return ret;
  322. }
  323. static void
  324. ivb_get_colorkey(struct drm_plane *plane, struct drm_intel_sprite_colorkey *key)
  325. {
  326. struct drm_device *dev = plane->dev;
  327. struct drm_i915_private *dev_priv = dev->dev_private;
  328. struct intel_plane *intel_plane;
  329. u32 sprctl;
  330. intel_plane = to_intel_plane(plane);
  331. key->min_value = I915_READ(SPRKEYVAL(intel_plane->pipe));
  332. key->max_value = I915_READ(SPRKEYMAX(intel_plane->pipe));
  333. key->channel_mask = I915_READ(SPRKEYMSK(intel_plane->pipe));
  334. key->flags = 0;
  335. sprctl = I915_READ(SPRCTL(intel_plane->pipe));
  336. if (sprctl & SPRITE_DEST_KEY)
  337. key->flags = I915_SET_COLORKEY_DESTINATION;
  338. else if (sprctl & SPRITE_SOURCE_KEY)
  339. key->flags = I915_SET_COLORKEY_SOURCE;
  340. else
  341. key->flags = I915_SET_COLORKEY_NONE;
  342. }
  343. static void
  344. ilk_update_plane(struct drm_plane *plane, struct drm_framebuffer *fb,
  345. struct drm_i915_gem_object *obj, int crtc_x, int crtc_y,
  346. unsigned int crtc_w, unsigned int crtc_h,
  347. uint32_t x, uint32_t y,
  348. uint32_t src_w, uint32_t src_h)
  349. {
  350. struct drm_device *dev = plane->dev;
  351. struct drm_i915_private *dev_priv = dev->dev_private;
  352. struct intel_plane *intel_plane = to_intel_plane(plane);
  353. int pipe = intel_plane->pipe;
  354. unsigned long dvssurf_offset, linear_offset;
  355. u32 dvscntr, dvsscale;
  356. int pixel_size = drm_format_plane_cpp(fb->pixel_format, 0);
  357. dvscntr = I915_READ(DVSCNTR(pipe));
  358. /* Mask out pixel format bits in case we change it */
  359. dvscntr &= ~DVS_PIXFORMAT_MASK;
  360. dvscntr &= ~DVS_RGB_ORDER_XBGR;
  361. dvscntr &= ~DVS_YUV_BYTE_ORDER_MASK;
  362. dvscntr &= ~DVS_TILED;
  363. switch (fb->pixel_format) {
  364. case DRM_FORMAT_XBGR8888:
  365. dvscntr |= DVS_FORMAT_RGBX888 | DVS_RGB_ORDER_XBGR;
  366. break;
  367. case DRM_FORMAT_XRGB8888:
  368. dvscntr |= DVS_FORMAT_RGBX888;
  369. break;
  370. case DRM_FORMAT_YUYV:
  371. dvscntr |= DVS_FORMAT_YUV422 | DVS_YUV_ORDER_YUYV;
  372. break;
  373. case DRM_FORMAT_YVYU:
  374. dvscntr |= DVS_FORMAT_YUV422 | DVS_YUV_ORDER_YVYU;
  375. break;
  376. case DRM_FORMAT_UYVY:
  377. dvscntr |= DVS_FORMAT_YUV422 | DVS_YUV_ORDER_UYVY;
  378. break;
  379. case DRM_FORMAT_VYUY:
  380. dvscntr |= DVS_FORMAT_YUV422 | DVS_YUV_ORDER_VYUY;
  381. break;
  382. default:
  383. BUG();
  384. }
  385. if (obj->tiling_mode != I915_TILING_NONE)
  386. dvscntr |= DVS_TILED;
  387. if (IS_GEN6(dev))
  388. dvscntr |= DVS_TRICKLE_FEED_DISABLE; /* must disable */
  389. dvscntr |= DVS_ENABLE;
  390. /* Sizes are 0 based */
  391. src_w--;
  392. src_h--;
  393. crtc_w--;
  394. crtc_h--;
  395. intel_update_sprite_watermarks(dev, pipe, crtc_w, pixel_size, true);
  396. dvsscale = 0;
  397. if (IS_GEN5(dev) || crtc_w != src_w || crtc_h != src_h)
  398. dvsscale = DVS_SCALE_ENABLE | (src_w << 16) | src_h;
  399. I915_WRITE(DVSSTRIDE(pipe), fb->pitches[0]);
  400. I915_WRITE(DVSPOS(pipe), (crtc_y << 16) | crtc_x);
  401. linear_offset = y * fb->pitches[0] + x * pixel_size;
  402. dvssurf_offset =
  403. intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode,
  404. pixel_size, fb->pitches[0]);
  405. linear_offset -= dvssurf_offset;
  406. if (obj->tiling_mode != I915_TILING_NONE)
  407. I915_WRITE(DVSTILEOFF(pipe), (y << 16) | x);
  408. else
  409. I915_WRITE(DVSLINOFF(pipe), linear_offset);
  410. I915_WRITE(DVSSIZE(pipe), (crtc_h << 16) | crtc_w);
  411. I915_WRITE(DVSSCALE(pipe), dvsscale);
  412. I915_WRITE(DVSCNTR(pipe), dvscntr);
  413. I915_MODIFY_DISPBASE(DVSSURF(pipe), obj->gtt_offset + dvssurf_offset);
  414. POSTING_READ(DVSSURF(pipe));
  415. }
  416. static void
  417. ilk_disable_plane(struct drm_plane *plane)
  418. {
  419. struct drm_device *dev = plane->dev;
  420. struct drm_i915_private *dev_priv = dev->dev_private;
  421. struct intel_plane *intel_plane = to_intel_plane(plane);
  422. int pipe = intel_plane->pipe;
  423. I915_WRITE(DVSCNTR(pipe), I915_READ(DVSCNTR(pipe)) & ~DVS_ENABLE);
  424. /* Disable the scaler */
  425. I915_WRITE(DVSSCALE(pipe), 0);
  426. /* Flush double buffered register updates */
  427. I915_MODIFY_DISPBASE(DVSSURF(pipe), 0);
  428. POSTING_READ(DVSSURF(pipe));
  429. }
  430. static void
  431. intel_enable_primary(struct drm_crtc *crtc)
  432. {
  433. struct drm_device *dev = crtc->dev;
  434. struct drm_i915_private *dev_priv = dev->dev_private;
  435. struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
  436. int reg = DSPCNTR(intel_crtc->plane);
  437. if (!intel_crtc->primary_disabled)
  438. return;
  439. intel_crtc->primary_disabled = false;
  440. intel_update_fbc(dev);
  441. I915_WRITE(reg, I915_READ(reg) | DISPLAY_PLANE_ENABLE);
  442. }
  443. static void
  444. intel_disable_primary(struct drm_crtc *crtc)
  445. {
  446. struct drm_device *dev = crtc->dev;
  447. struct drm_i915_private *dev_priv = dev->dev_private;
  448. struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
  449. int reg = DSPCNTR(intel_crtc->plane);
  450. if (intel_crtc->primary_disabled)
  451. return;
  452. I915_WRITE(reg, I915_READ(reg) & ~DISPLAY_PLANE_ENABLE);
  453. intel_crtc->primary_disabled = true;
  454. intel_update_fbc(dev);
  455. }
  456. static int
  457. ilk_update_colorkey(struct drm_plane *plane,
  458. struct drm_intel_sprite_colorkey *key)
  459. {
  460. struct drm_device *dev = plane->dev;
  461. struct drm_i915_private *dev_priv = dev->dev_private;
  462. struct intel_plane *intel_plane;
  463. u32 dvscntr;
  464. int ret = 0;
  465. intel_plane = to_intel_plane(plane);
  466. I915_WRITE(DVSKEYVAL(intel_plane->pipe), key->min_value);
  467. I915_WRITE(DVSKEYMAX(intel_plane->pipe), key->max_value);
  468. I915_WRITE(DVSKEYMSK(intel_plane->pipe), key->channel_mask);
  469. dvscntr = I915_READ(DVSCNTR(intel_plane->pipe));
  470. dvscntr &= ~(DVS_SOURCE_KEY | DVS_DEST_KEY);
  471. if (key->flags & I915_SET_COLORKEY_DESTINATION)
  472. dvscntr |= DVS_DEST_KEY;
  473. else if (key->flags & I915_SET_COLORKEY_SOURCE)
  474. dvscntr |= DVS_SOURCE_KEY;
  475. I915_WRITE(DVSCNTR(intel_plane->pipe), dvscntr);
  476. POSTING_READ(DVSKEYMSK(intel_plane->pipe));
  477. return ret;
  478. }
  479. static void
  480. ilk_get_colorkey(struct drm_plane *plane, struct drm_intel_sprite_colorkey *key)
  481. {
  482. struct drm_device *dev = plane->dev;
  483. struct drm_i915_private *dev_priv = dev->dev_private;
  484. struct intel_plane *intel_plane;
  485. u32 dvscntr;
  486. intel_plane = to_intel_plane(plane);
  487. key->min_value = I915_READ(DVSKEYVAL(intel_plane->pipe));
  488. key->max_value = I915_READ(DVSKEYMAX(intel_plane->pipe));
  489. key->channel_mask = I915_READ(DVSKEYMSK(intel_plane->pipe));
  490. key->flags = 0;
  491. dvscntr = I915_READ(DVSCNTR(intel_plane->pipe));
  492. if (dvscntr & DVS_DEST_KEY)
  493. key->flags = I915_SET_COLORKEY_DESTINATION;
  494. else if (dvscntr & DVS_SOURCE_KEY)
  495. key->flags = I915_SET_COLORKEY_SOURCE;
  496. else
  497. key->flags = I915_SET_COLORKEY_NONE;
  498. }
  499. static bool
  500. format_is_yuv(uint32_t format)
  501. {
  502. switch (format) {
  503. case DRM_FORMAT_YUYV:
  504. case DRM_FORMAT_UYVY:
  505. case DRM_FORMAT_VYUY:
  506. case DRM_FORMAT_YVYU:
  507. return true;
  508. default:
  509. return false;
  510. }
  511. }
  512. static int
  513. intel_update_plane(struct drm_plane *plane, struct drm_crtc *crtc,
  514. struct drm_framebuffer *fb, int crtc_x, int crtc_y,
  515. unsigned int crtc_w, unsigned int crtc_h,
  516. uint32_t src_x, uint32_t src_y,
  517. uint32_t src_w, uint32_t src_h)
  518. {
  519. struct drm_device *dev = plane->dev;
  520. struct drm_i915_private *dev_priv = dev->dev_private;
  521. struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
  522. struct intel_plane *intel_plane = to_intel_plane(plane);
  523. struct intel_framebuffer *intel_fb;
  524. struct drm_i915_gem_object *obj, *old_obj;
  525. int pipe = intel_plane->pipe;
  526. enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
  527. pipe);
  528. int ret = 0;
  529. bool disable_primary = false;
  530. bool visible;
  531. int hscale, vscale;
  532. int max_scale, min_scale;
  533. int pixel_size = drm_format_plane_cpp(fb->pixel_format, 0);
  534. struct drm_rect src = {
  535. /* sample coordinates in 16.16 fixed point */
  536. .x1 = src_x,
  537. .x2 = src_x + src_w,
  538. .y1 = src_y,
  539. .y2 = src_y + src_h,
  540. };
  541. struct drm_rect dst = {
  542. /* integer pixels */
  543. .x1 = crtc_x,
  544. .x2 = crtc_x + crtc_w,
  545. .y1 = crtc_y,
  546. .y2 = crtc_y + crtc_h,
  547. };
  548. const struct drm_rect clip = {
  549. .x2 = crtc->mode.hdisplay,
  550. .y2 = crtc->mode.vdisplay,
  551. };
  552. intel_fb = to_intel_framebuffer(fb);
  553. obj = intel_fb->obj;
  554. old_obj = intel_plane->obj;
  555. intel_plane->crtc_x = crtc_x;
  556. intel_plane->crtc_y = crtc_y;
  557. intel_plane->crtc_w = crtc_w;
  558. intel_plane->crtc_h = crtc_h;
  559. intel_plane->src_x = src_x;
  560. intel_plane->src_y = src_y;
  561. intel_plane->src_w = src_w;
  562. intel_plane->src_h = src_h;
  563. /* Pipe must be running... */
  564. if (!(I915_READ(PIPECONF(cpu_transcoder)) & PIPECONF_ENABLE)) {
  565. DRM_DEBUG_KMS("Pipe disabled\n");
  566. return -EINVAL;
  567. }
  568. /* Don't modify another pipe's plane */
  569. if (intel_plane->pipe != intel_crtc->pipe) {
  570. DRM_DEBUG_KMS("Wrong plane <-> crtc mapping\n");
  571. return -EINVAL;
  572. }
  573. /* FIXME check all gen limits */
  574. if (fb->width < 3 || fb->height < 3 || fb->pitches[0] > 16384) {
  575. DRM_DEBUG_KMS("Unsuitable framebuffer for plane\n");
  576. return -EINVAL;
  577. }
  578. /* Sprite planes can be linear or x-tiled surfaces */
  579. switch (obj->tiling_mode) {
  580. case I915_TILING_NONE:
  581. case I915_TILING_X:
  582. break;
  583. default:
  584. DRM_DEBUG_KMS("Unsupported tiling mode\n");
  585. return -EINVAL;
  586. }
  587. /*
  588. * FIXME the following code does a bunch of fuzzy adjustments to the
  589. * coordinates and sizes. We probably need some way to decide whether
  590. * more strict checking should be done instead.
  591. */
  592. max_scale = intel_plane->max_downscale << 16;
  593. min_scale = intel_plane->can_scale ? 1 : (1 << 16);
  594. hscale = drm_rect_calc_hscale_relaxed(&src, &dst, min_scale, max_scale);
  595. BUG_ON(hscale < 0);
  596. vscale = drm_rect_calc_vscale_relaxed(&src, &dst, min_scale, max_scale);
  597. BUG_ON(vscale < 0);
  598. visible = drm_rect_clip_scaled(&src, &dst, &clip, hscale, vscale);
  599. crtc_x = dst.x1;
  600. crtc_y = dst.y1;
  601. crtc_w = drm_rect_width(&dst);
  602. crtc_h = drm_rect_height(&dst);
  603. if (visible) {
  604. /* check again in case clipping clamped the results */
  605. hscale = drm_rect_calc_hscale(&src, &dst, min_scale, max_scale);
  606. if (hscale < 0) {
  607. DRM_DEBUG_KMS("Horizontal scaling factor out of limits\n");
  608. drm_rect_debug_print(&src, true);
  609. drm_rect_debug_print(&dst, false);
  610. return hscale;
  611. }
  612. vscale = drm_rect_calc_vscale(&src, &dst, min_scale, max_scale);
  613. if (vscale < 0) {
  614. DRM_DEBUG_KMS("Vertical scaling factor out of limits\n");
  615. drm_rect_debug_print(&src, true);
  616. drm_rect_debug_print(&dst, false);
  617. return vscale;
  618. }
  619. /* Make the source viewport size an exact multiple of the scaling factors. */
  620. drm_rect_adjust_size(&src,
  621. drm_rect_width(&dst) * hscale - drm_rect_width(&src),
  622. drm_rect_height(&dst) * vscale - drm_rect_height(&src));
  623. /* sanity check to make sure the src viewport wasn't enlarged */
  624. WARN_ON(src.x1 < (int) src_x ||
  625. src.y1 < (int) src_y ||
  626. src.x2 > (int) (src_x + src_w) ||
  627. src.y2 > (int) (src_y + src_h));
  628. /*
  629. * Hardware doesn't handle subpixel coordinates.
  630. * Adjust to (macro)pixel boundary, but be careful not to
  631. * increase the source viewport size, because that could
  632. * push the downscaling factor out of bounds.
  633. */
  634. src_x = src.x1 >> 16;
  635. src_w = drm_rect_width(&src) >> 16;
  636. src_y = src.y1 >> 16;
  637. src_h = drm_rect_height(&src) >> 16;
  638. if (format_is_yuv(fb->pixel_format)) {
  639. src_x &= ~1;
  640. src_w &= ~1;
  641. /*
  642. * Must keep src and dst the
  643. * same if we can't scale.
  644. */
  645. if (!intel_plane->can_scale)
  646. crtc_w &= ~1;
  647. if (crtc_w == 0)
  648. visible = false;
  649. }
  650. }
  651. /* Check size restrictions when scaling */
  652. if (visible && (src_w != crtc_w || src_h != crtc_h)) {
  653. unsigned int width_bytes;
  654. WARN_ON(!intel_plane->can_scale);
  655. /* FIXME interlacing min height is 6 */
  656. if (crtc_w < 3 || crtc_h < 3)
  657. visible = false;
  658. if (src_w < 3 || src_h < 3)
  659. visible = false;
  660. width_bytes = ((src_x * pixel_size) & 63) + src_w * pixel_size;
  661. if (src_w > 2048 || src_h > 2048 ||
  662. width_bytes > 4096 || fb->pitches[0] > 4096) {
  663. DRM_DEBUG_KMS("Source dimensions exceed hardware limits\n");
  664. return -EINVAL;
  665. }
  666. }
  667. dst.x1 = crtc_x;
  668. dst.x2 = crtc_x + crtc_w;
  669. dst.y1 = crtc_y;
  670. dst.y2 = crtc_y + crtc_h;
  671. /*
  672. * If the sprite is completely covering the primary plane,
  673. * we can disable the primary and save power.
  674. */
  675. disable_primary = drm_rect_equals(&dst, &clip);
  676. WARN_ON(disable_primary && !visible);
  677. mutex_lock(&dev->struct_mutex);
  678. /* Note that this will apply the VT-d workaround for scanouts,
  679. * which is more restrictive than required for sprites. (The
  680. * primary plane requires 256KiB alignment with 64 PTE padding,
  681. * the sprite planes only require 128KiB alignment and 32 PTE padding.
  682. */
  683. ret = intel_pin_and_fence_fb_obj(dev, obj, NULL);
  684. if (ret)
  685. goto out_unlock;
  686. intel_plane->obj = obj;
  687. /*
  688. * Be sure to re-enable the primary before the sprite is no longer
  689. * covering it fully.
  690. */
  691. if (!disable_primary)
  692. intel_enable_primary(crtc);
  693. if (visible)
  694. intel_plane->update_plane(plane, fb, obj,
  695. crtc_x, crtc_y, crtc_w, crtc_h,
  696. src_x, src_y, src_w, src_h);
  697. else
  698. intel_plane->disable_plane(plane);
  699. if (disable_primary)
  700. intel_disable_primary(crtc);
  701. /* Unpin old obj after new one is active to avoid ugliness */
  702. if (old_obj) {
  703. /*
  704. * It's fairly common to simply update the position of
  705. * an existing object. In that case, we don't need to
  706. * wait for vblank to avoid ugliness, we only need to
  707. * do the pin & ref bookkeeping.
  708. */
  709. if (old_obj != obj) {
  710. mutex_unlock(&dev->struct_mutex);
  711. intel_wait_for_vblank(dev, to_intel_crtc(crtc)->pipe);
  712. mutex_lock(&dev->struct_mutex);
  713. }
  714. intel_unpin_fb_obj(old_obj);
  715. }
  716. out_unlock:
  717. mutex_unlock(&dev->struct_mutex);
  718. return ret;
  719. }
  720. static int
  721. intel_disable_plane(struct drm_plane *plane)
  722. {
  723. struct drm_device *dev = plane->dev;
  724. struct intel_plane *intel_plane = to_intel_plane(plane);
  725. int ret = 0;
  726. if (plane->crtc)
  727. intel_enable_primary(plane->crtc);
  728. intel_plane->disable_plane(plane);
  729. if (!intel_plane->obj)
  730. goto out;
  731. intel_wait_for_vblank(dev, intel_plane->pipe);
  732. mutex_lock(&dev->struct_mutex);
  733. intel_unpin_fb_obj(intel_plane->obj);
  734. intel_plane->obj = NULL;
  735. mutex_unlock(&dev->struct_mutex);
  736. out:
  737. return ret;
  738. }
  739. static void intel_destroy_plane(struct drm_plane *plane)
  740. {
  741. struct intel_plane *intel_plane = to_intel_plane(plane);
  742. intel_disable_plane(plane);
  743. drm_plane_cleanup(plane);
  744. kfree(intel_plane);
  745. }
  746. int intel_sprite_set_colorkey(struct drm_device *dev, void *data,
  747. struct drm_file *file_priv)
  748. {
  749. struct drm_intel_sprite_colorkey *set = data;
  750. struct drm_mode_object *obj;
  751. struct drm_plane *plane;
  752. struct intel_plane *intel_plane;
  753. int ret = 0;
  754. if (!drm_core_check_feature(dev, DRIVER_MODESET))
  755. return -ENODEV;
  756. /* Make sure we don't try to enable both src & dest simultaneously */
  757. if ((set->flags & (I915_SET_COLORKEY_DESTINATION | I915_SET_COLORKEY_SOURCE)) == (I915_SET_COLORKEY_DESTINATION | I915_SET_COLORKEY_SOURCE))
  758. return -EINVAL;
  759. drm_modeset_lock_all(dev);
  760. obj = drm_mode_object_find(dev, set->plane_id, DRM_MODE_OBJECT_PLANE);
  761. if (!obj) {
  762. ret = -EINVAL;
  763. goto out_unlock;
  764. }
  765. plane = obj_to_plane(obj);
  766. intel_plane = to_intel_plane(plane);
  767. ret = intel_plane->update_colorkey(plane, set);
  768. out_unlock:
  769. drm_modeset_unlock_all(dev);
  770. return ret;
  771. }
  772. int intel_sprite_get_colorkey(struct drm_device *dev, void *data,
  773. struct drm_file *file_priv)
  774. {
  775. struct drm_intel_sprite_colorkey *get = data;
  776. struct drm_mode_object *obj;
  777. struct drm_plane *plane;
  778. struct intel_plane *intel_plane;
  779. int ret = 0;
  780. if (!drm_core_check_feature(dev, DRIVER_MODESET))
  781. return -ENODEV;
  782. drm_modeset_lock_all(dev);
  783. obj = drm_mode_object_find(dev, get->plane_id, DRM_MODE_OBJECT_PLANE);
  784. if (!obj) {
  785. ret = -EINVAL;
  786. goto out_unlock;
  787. }
  788. plane = obj_to_plane(obj);
  789. intel_plane = to_intel_plane(plane);
  790. intel_plane->get_colorkey(plane, get);
  791. out_unlock:
  792. drm_modeset_unlock_all(dev);
  793. return ret;
  794. }
  795. void intel_plane_restore(struct drm_plane *plane)
  796. {
  797. struct intel_plane *intel_plane = to_intel_plane(plane);
  798. if (!plane->crtc || !plane->fb)
  799. return;
  800. intel_update_plane(plane, plane->crtc, plane->fb,
  801. intel_plane->crtc_x, intel_plane->crtc_y,
  802. intel_plane->crtc_w, intel_plane->crtc_h,
  803. intel_plane->src_x, intel_plane->src_y,
  804. intel_plane->src_w, intel_plane->src_h);
  805. }
  806. void intel_plane_disable(struct drm_plane *plane)
  807. {
  808. if (!plane->crtc || !plane->fb)
  809. return;
  810. intel_disable_plane(plane);
  811. }
  812. static const struct drm_plane_funcs intel_plane_funcs = {
  813. .update_plane = intel_update_plane,
  814. .disable_plane = intel_disable_plane,
  815. .destroy = intel_destroy_plane,
  816. };
  817. static uint32_t ilk_plane_formats[] = {
  818. DRM_FORMAT_XRGB8888,
  819. DRM_FORMAT_YUYV,
  820. DRM_FORMAT_YVYU,
  821. DRM_FORMAT_UYVY,
  822. DRM_FORMAT_VYUY,
  823. };
  824. static uint32_t snb_plane_formats[] = {
  825. DRM_FORMAT_XBGR8888,
  826. DRM_FORMAT_XRGB8888,
  827. DRM_FORMAT_YUYV,
  828. DRM_FORMAT_YVYU,
  829. DRM_FORMAT_UYVY,
  830. DRM_FORMAT_VYUY,
  831. };
  832. static uint32_t vlv_plane_formats[] = {
  833. DRM_FORMAT_RGB565,
  834. DRM_FORMAT_ABGR8888,
  835. DRM_FORMAT_ARGB8888,
  836. DRM_FORMAT_XBGR8888,
  837. DRM_FORMAT_XRGB8888,
  838. DRM_FORMAT_XBGR2101010,
  839. DRM_FORMAT_ABGR2101010,
  840. DRM_FORMAT_YUYV,
  841. DRM_FORMAT_YVYU,
  842. DRM_FORMAT_UYVY,
  843. DRM_FORMAT_VYUY,
  844. };
  845. int
  846. intel_plane_init(struct drm_device *dev, enum pipe pipe, int plane)
  847. {
  848. struct intel_plane *intel_plane;
  849. unsigned long possible_crtcs;
  850. const uint32_t *plane_formats;
  851. int num_plane_formats;
  852. int ret;
  853. if (INTEL_INFO(dev)->gen < 5)
  854. return -ENODEV;
  855. intel_plane = kzalloc(sizeof(struct intel_plane), GFP_KERNEL);
  856. if (!intel_plane)
  857. return -ENOMEM;
  858. switch (INTEL_INFO(dev)->gen) {
  859. case 5:
  860. case 6:
  861. intel_plane->can_scale = true;
  862. intel_plane->max_downscale = 16;
  863. intel_plane->update_plane = ilk_update_plane;
  864. intel_plane->disable_plane = ilk_disable_plane;
  865. intel_plane->update_colorkey = ilk_update_colorkey;
  866. intel_plane->get_colorkey = ilk_get_colorkey;
  867. if (IS_GEN6(dev)) {
  868. plane_formats = snb_plane_formats;
  869. num_plane_formats = ARRAY_SIZE(snb_plane_formats);
  870. } else {
  871. plane_formats = ilk_plane_formats;
  872. num_plane_formats = ARRAY_SIZE(ilk_plane_formats);
  873. }
  874. break;
  875. case 7:
  876. if (IS_IVYBRIDGE(dev)) {
  877. intel_plane->can_scale = true;
  878. intel_plane->max_downscale = 2;
  879. } else {
  880. intel_plane->can_scale = false;
  881. intel_plane->max_downscale = 1;
  882. }
  883. if (IS_VALLEYVIEW(dev)) {
  884. intel_plane->update_plane = vlv_update_plane;
  885. intel_plane->disable_plane = vlv_disable_plane;
  886. intel_plane->update_colorkey = vlv_update_colorkey;
  887. intel_plane->get_colorkey = vlv_get_colorkey;
  888. plane_formats = vlv_plane_formats;
  889. num_plane_formats = ARRAY_SIZE(vlv_plane_formats);
  890. } else {
  891. intel_plane->update_plane = ivb_update_plane;
  892. intel_plane->disable_plane = ivb_disable_plane;
  893. intel_plane->update_colorkey = ivb_update_colorkey;
  894. intel_plane->get_colorkey = ivb_get_colorkey;
  895. plane_formats = snb_plane_formats;
  896. num_plane_formats = ARRAY_SIZE(snb_plane_formats);
  897. }
  898. break;
  899. default:
  900. kfree(intel_plane);
  901. return -ENODEV;
  902. }
  903. intel_plane->pipe = pipe;
  904. intel_plane->plane = plane;
  905. possible_crtcs = (1 << pipe);
  906. ret = drm_plane_init(dev, &intel_plane->base, possible_crtcs,
  907. &intel_plane_funcs,
  908. plane_formats, num_plane_formats,
  909. false);
  910. if (ret)
  911. kfree(intel_plane);
  912. return ret;
  913. }