pci.c 24 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092
  1. /*
  2. * Copyright IBM Corp. 2012
  3. *
  4. * Author(s):
  5. * Jan Glauber <jang@linux.vnet.ibm.com>
  6. *
  7. * The System z PCI code is a rewrite from a prototype by
  8. * the following people (Kudoz!):
  9. * Alexander Schmidt
  10. * Christoph Raisch
  11. * Hannes Hering
  12. * Hoang-Nam Nguyen
  13. * Jan-Bernd Themann
  14. * Stefan Roscher
  15. * Thomas Klein
  16. */
  17. #define COMPONENT "zPCI"
  18. #define pr_fmt(fmt) COMPONENT ": " fmt
  19. #include <linux/kernel.h>
  20. #include <linux/slab.h>
  21. #include <linux/err.h>
  22. #include <linux/export.h>
  23. #include <linux/delay.h>
  24. #include <linux/irq.h>
  25. #include <linux/kernel_stat.h>
  26. #include <linux/seq_file.h>
  27. #include <linux/pci.h>
  28. #include <linux/msi.h>
  29. #include <asm/isc.h>
  30. #include <asm/airq.h>
  31. #include <asm/facility.h>
  32. #include <asm/pci_insn.h>
  33. #include <asm/pci_clp.h>
  34. #include <asm/pci_dma.h>
  35. #define DEBUG /* enable pr_debug */
  36. #define SIC_IRQ_MODE_ALL 0
  37. #define SIC_IRQ_MODE_SINGLE 1
  38. #define ZPCI_NR_DMA_SPACES 1
  39. #define ZPCI_MSI_VEC_BITS 6
  40. #define ZPCI_NR_DEVICES CONFIG_PCI_NR_FUNCTIONS
  41. /* list of all detected zpci devices */
  42. LIST_HEAD(zpci_list);
  43. EXPORT_SYMBOL_GPL(zpci_list);
  44. DEFINE_MUTEX(zpci_list_lock);
  45. EXPORT_SYMBOL_GPL(zpci_list_lock);
  46. static struct pci_hp_callback_ops *hotplug_ops;
  47. static DECLARE_BITMAP(zpci_domain, ZPCI_NR_DEVICES);
  48. static DEFINE_SPINLOCK(zpci_domain_lock);
  49. struct callback {
  50. irq_handler_t handler;
  51. void *data;
  52. };
  53. struct zdev_irq_map {
  54. unsigned long aibv; /* AI bit vector */
  55. int msi_vecs; /* consecutive MSI-vectors used */
  56. int __unused;
  57. struct callback cb[ZPCI_NR_MSI_VECS]; /* callback handler array */
  58. spinlock_t lock; /* protect callbacks against de-reg */
  59. };
  60. struct intr_bucket {
  61. /* amap of adapters, one bit per dev, corresponds to one irq nr */
  62. unsigned long *alloc;
  63. /* AI summary bit, global page for all devices */
  64. unsigned long *aisb;
  65. /* pointer to aibv and callback data in zdev */
  66. struct zdev_irq_map *imap[ZPCI_NR_DEVICES];
  67. /* protects the whole bucket struct */
  68. spinlock_t lock;
  69. };
  70. static struct intr_bucket *bucket;
  71. /* Adapter local summary indicator */
  72. static u8 *zpci_irq_si;
  73. static atomic_t irq_retries = ATOMIC_INIT(0);
  74. /* I/O Map */
  75. static DEFINE_SPINLOCK(zpci_iomap_lock);
  76. static DECLARE_BITMAP(zpci_iomap, ZPCI_IOMAP_MAX_ENTRIES);
  77. struct zpci_iomap_entry *zpci_iomap_start;
  78. EXPORT_SYMBOL_GPL(zpci_iomap_start);
  79. /* highest irq summary bit */
  80. static int __read_mostly aisb_max;
  81. static struct kmem_cache *zdev_irq_cache;
  82. static struct kmem_cache *zdev_fmb_cache;
  83. static inline int irq_to_msi_nr(unsigned int irq)
  84. {
  85. return irq & ZPCI_MSI_MASK;
  86. }
  87. static inline int irq_to_dev_nr(unsigned int irq)
  88. {
  89. return irq >> ZPCI_MSI_VEC_BITS;
  90. }
  91. static inline struct zdev_irq_map *get_imap(unsigned int irq)
  92. {
  93. return bucket->imap[irq_to_dev_nr(irq)];
  94. }
  95. struct zpci_dev *get_zdev(struct pci_dev *pdev)
  96. {
  97. return (struct zpci_dev *) pdev->sysdata;
  98. }
  99. struct zpci_dev *get_zdev_by_fid(u32 fid)
  100. {
  101. struct zpci_dev *tmp, *zdev = NULL;
  102. mutex_lock(&zpci_list_lock);
  103. list_for_each_entry(tmp, &zpci_list, entry) {
  104. if (tmp->fid == fid) {
  105. zdev = tmp;
  106. break;
  107. }
  108. }
  109. mutex_unlock(&zpci_list_lock);
  110. return zdev;
  111. }
  112. bool zpci_fid_present(u32 fid)
  113. {
  114. return (get_zdev_by_fid(fid) != NULL) ? true : false;
  115. }
  116. static struct zpci_dev *get_zdev_by_bus(struct pci_bus *bus)
  117. {
  118. return (bus && bus->sysdata) ? (struct zpci_dev *) bus->sysdata : NULL;
  119. }
  120. int pci_domain_nr(struct pci_bus *bus)
  121. {
  122. return ((struct zpci_dev *) bus->sysdata)->domain;
  123. }
  124. EXPORT_SYMBOL_GPL(pci_domain_nr);
  125. int pci_proc_domain(struct pci_bus *bus)
  126. {
  127. return pci_domain_nr(bus);
  128. }
  129. EXPORT_SYMBOL_GPL(pci_proc_domain);
  130. /* Modify PCI: Register adapter interruptions */
  131. static int zpci_register_airq(struct zpci_dev *zdev, unsigned int aisb,
  132. u64 aibv)
  133. {
  134. u64 req = ZPCI_CREATE_REQ(zdev->fh, 0, ZPCI_MOD_FC_REG_INT);
  135. struct zpci_fib *fib;
  136. int rc;
  137. fib = (void *) get_zeroed_page(GFP_KERNEL);
  138. if (!fib)
  139. return -ENOMEM;
  140. fib->isc = PCI_ISC;
  141. fib->noi = zdev->irq_map->msi_vecs;
  142. fib->sum = 1; /* enable summary notifications */
  143. fib->aibv = aibv;
  144. fib->aibvo = 0; /* every function has its own page */
  145. fib->aisb = (u64) bucket->aisb + aisb / 8;
  146. fib->aisbo = aisb & ZPCI_MSI_MASK;
  147. rc = s390pci_mod_fc(req, fib);
  148. pr_debug("%s mpcifc returned noi: %d\n", __func__, fib->noi);
  149. free_page((unsigned long) fib);
  150. return rc;
  151. }
  152. struct mod_pci_args {
  153. u64 base;
  154. u64 limit;
  155. u64 iota;
  156. u64 fmb_addr;
  157. };
  158. static int mod_pci(struct zpci_dev *zdev, int fn, u8 dmaas, struct mod_pci_args *args)
  159. {
  160. u64 req = ZPCI_CREATE_REQ(zdev->fh, dmaas, fn);
  161. struct zpci_fib *fib;
  162. int rc;
  163. /* The FIB must be available even if it's not used */
  164. fib = (void *) get_zeroed_page(GFP_KERNEL);
  165. if (!fib)
  166. return -ENOMEM;
  167. fib->pba = args->base;
  168. fib->pal = args->limit;
  169. fib->iota = args->iota;
  170. fib->fmb_addr = args->fmb_addr;
  171. rc = s390pci_mod_fc(req, fib);
  172. free_page((unsigned long) fib);
  173. return rc;
  174. }
  175. /* Modify PCI: Register I/O address translation parameters */
  176. int zpci_register_ioat(struct zpci_dev *zdev, u8 dmaas,
  177. u64 base, u64 limit, u64 iota)
  178. {
  179. struct mod_pci_args args = { base, limit, iota, 0 };
  180. WARN_ON_ONCE(iota & 0x3fff);
  181. args.iota |= ZPCI_IOTA_RTTO_FLAG;
  182. return mod_pci(zdev, ZPCI_MOD_FC_REG_IOAT, dmaas, &args);
  183. }
  184. /* Modify PCI: Unregister I/O address translation parameters */
  185. int zpci_unregister_ioat(struct zpci_dev *zdev, u8 dmaas)
  186. {
  187. struct mod_pci_args args = { 0, 0, 0, 0 };
  188. return mod_pci(zdev, ZPCI_MOD_FC_DEREG_IOAT, dmaas, &args);
  189. }
  190. /* Modify PCI: Unregister adapter interruptions */
  191. static int zpci_unregister_airq(struct zpci_dev *zdev)
  192. {
  193. struct mod_pci_args args = { 0, 0, 0, 0 };
  194. return mod_pci(zdev, ZPCI_MOD_FC_DEREG_INT, 0, &args);
  195. }
  196. /* Modify PCI: Set PCI function measurement parameters */
  197. int zpci_fmb_enable_device(struct zpci_dev *zdev)
  198. {
  199. struct mod_pci_args args = { 0, 0, 0, 0 };
  200. if (zdev->fmb)
  201. return -EINVAL;
  202. zdev->fmb = kmem_cache_zalloc(zdev_fmb_cache, GFP_KERNEL);
  203. if (!zdev->fmb)
  204. return -ENOMEM;
  205. WARN_ON((u64) zdev->fmb & 0xf);
  206. args.fmb_addr = virt_to_phys(zdev->fmb);
  207. return mod_pci(zdev, ZPCI_MOD_FC_SET_MEASURE, 0, &args);
  208. }
  209. /* Modify PCI: Disable PCI function measurement */
  210. int zpci_fmb_disable_device(struct zpci_dev *zdev)
  211. {
  212. struct mod_pci_args args = { 0, 0, 0, 0 };
  213. int rc;
  214. if (!zdev->fmb)
  215. return -EINVAL;
  216. /* Function measurement is disabled if fmb address is zero */
  217. rc = mod_pci(zdev, ZPCI_MOD_FC_SET_MEASURE, 0, &args);
  218. kmem_cache_free(zdev_fmb_cache, zdev->fmb);
  219. zdev->fmb = NULL;
  220. return rc;
  221. }
  222. #define ZPCI_PCIAS_CFGSPC 15
  223. static int zpci_cfg_load(struct zpci_dev *zdev, int offset, u32 *val, u8 len)
  224. {
  225. u64 req = ZPCI_CREATE_REQ(zdev->fh, ZPCI_PCIAS_CFGSPC, len);
  226. u64 data;
  227. int rc;
  228. rc = s390pci_load(&data, req, offset);
  229. if (!rc) {
  230. data = data << ((8 - len) * 8);
  231. data = le64_to_cpu(data);
  232. *val = (u32) data;
  233. } else
  234. *val = 0xffffffff;
  235. return rc;
  236. }
  237. static int zpci_cfg_store(struct zpci_dev *zdev, int offset, u32 val, u8 len)
  238. {
  239. u64 req = ZPCI_CREATE_REQ(zdev->fh, ZPCI_PCIAS_CFGSPC, len);
  240. u64 data = val;
  241. int rc;
  242. data = cpu_to_le64(data);
  243. data = data >> ((8 - len) * 8);
  244. rc = s390pci_store(data, req, offset);
  245. return rc;
  246. }
  247. void enable_irq(unsigned int irq)
  248. {
  249. struct msi_desc *msi = irq_get_msi_desc(irq);
  250. zpci_msi_set_mask_bits(msi, 1, 0);
  251. }
  252. EXPORT_SYMBOL_GPL(enable_irq);
  253. void disable_irq(unsigned int irq)
  254. {
  255. struct msi_desc *msi = irq_get_msi_desc(irq);
  256. zpci_msi_set_mask_bits(msi, 1, 1);
  257. }
  258. EXPORT_SYMBOL_GPL(disable_irq);
  259. void pcibios_fixup_bus(struct pci_bus *bus)
  260. {
  261. }
  262. resource_size_t pcibios_align_resource(void *data, const struct resource *res,
  263. resource_size_t size,
  264. resource_size_t align)
  265. {
  266. return 0;
  267. }
  268. /* combine single writes by using store-block insn */
  269. void __iowrite64_copy(void __iomem *to, const void *from, size_t count)
  270. {
  271. zpci_memcpy_toio(to, from, count);
  272. }
  273. /* Create a virtual mapping cookie for a PCI BAR */
  274. void __iomem *pci_iomap(struct pci_dev *pdev, int bar, unsigned long max)
  275. {
  276. struct zpci_dev *zdev = get_zdev(pdev);
  277. u64 addr;
  278. int idx;
  279. if ((bar & 7) != bar)
  280. return NULL;
  281. idx = zdev->bars[bar].map_idx;
  282. spin_lock(&zpci_iomap_lock);
  283. zpci_iomap_start[idx].fh = zdev->fh;
  284. zpci_iomap_start[idx].bar = bar;
  285. spin_unlock(&zpci_iomap_lock);
  286. addr = ZPCI_IOMAP_ADDR_BASE | ((u64) idx << 48);
  287. return (void __iomem *) addr;
  288. }
  289. EXPORT_SYMBOL_GPL(pci_iomap);
  290. void pci_iounmap(struct pci_dev *pdev, void __iomem *addr)
  291. {
  292. unsigned int idx;
  293. idx = (((__force u64) addr) & ~ZPCI_IOMAP_ADDR_BASE) >> 48;
  294. spin_lock(&zpci_iomap_lock);
  295. zpci_iomap_start[idx].fh = 0;
  296. zpci_iomap_start[idx].bar = 0;
  297. spin_unlock(&zpci_iomap_lock);
  298. }
  299. EXPORT_SYMBOL_GPL(pci_iounmap);
  300. static int pci_read(struct pci_bus *bus, unsigned int devfn, int where,
  301. int size, u32 *val)
  302. {
  303. struct zpci_dev *zdev = get_zdev_by_bus(bus);
  304. int ret;
  305. if (!zdev || devfn != ZPCI_DEVFN)
  306. ret = -ENODEV;
  307. else
  308. ret = zpci_cfg_load(zdev, where, val, size);
  309. return ret;
  310. }
  311. static int pci_write(struct pci_bus *bus, unsigned int devfn, int where,
  312. int size, u32 val)
  313. {
  314. struct zpci_dev *zdev = get_zdev_by_bus(bus);
  315. int ret;
  316. if (!zdev || devfn != ZPCI_DEVFN)
  317. ret = -ENODEV;
  318. else
  319. ret = zpci_cfg_store(zdev, where, val, size);
  320. return ret;
  321. }
  322. static struct pci_ops pci_root_ops = {
  323. .read = pci_read,
  324. .write = pci_write,
  325. };
  326. /* store the last handled bit to implement fair scheduling of devices */
  327. static DEFINE_PER_CPU(unsigned long, next_sbit);
  328. static void zpci_irq_handler(void *dont, void *need)
  329. {
  330. unsigned long sbit, mbit, last = 0, start = __get_cpu_var(next_sbit);
  331. int rescan = 0, max = aisb_max;
  332. struct zdev_irq_map *imap;
  333. inc_irq_stat(IRQIO_PCI);
  334. sbit = start;
  335. scan:
  336. /* find summary_bit */
  337. for_each_set_bit_left_cont(sbit, bucket->aisb, max) {
  338. clear_bit(63 - (sbit & 63), bucket->aisb + (sbit >> 6));
  339. last = sbit;
  340. /* find vector bit */
  341. imap = bucket->imap[sbit];
  342. for_each_set_bit_left(mbit, &imap->aibv, imap->msi_vecs) {
  343. inc_irq_stat(IRQIO_MSI);
  344. clear_bit(63 - mbit, &imap->aibv);
  345. spin_lock(&imap->lock);
  346. if (imap->cb[mbit].handler)
  347. imap->cb[mbit].handler(mbit,
  348. imap->cb[mbit].data);
  349. spin_unlock(&imap->lock);
  350. }
  351. }
  352. if (rescan)
  353. goto out;
  354. /* scan the skipped bits */
  355. if (start > 0) {
  356. sbit = 0;
  357. max = start;
  358. start = 0;
  359. goto scan;
  360. }
  361. /* enable interrupts again */
  362. set_irq_ctrl(SIC_IRQ_MODE_SINGLE, NULL, PCI_ISC);
  363. /* check again to not lose initiative */
  364. rmb();
  365. max = aisb_max;
  366. sbit = find_first_bit_left(bucket->aisb, max);
  367. if (sbit != max) {
  368. atomic_inc(&irq_retries);
  369. rescan++;
  370. goto scan;
  371. }
  372. out:
  373. /* store next device bit to scan */
  374. __get_cpu_var(next_sbit) = (++last >= aisb_max) ? 0 : last;
  375. }
  376. /* msi_vecs - number of requested interrupts, 0 place function to error state */
  377. static int zpci_setup_msi(struct pci_dev *pdev, int msi_vecs)
  378. {
  379. struct zpci_dev *zdev = get_zdev(pdev);
  380. unsigned int aisb, msi_nr;
  381. struct msi_desc *msi;
  382. int rc;
  383. /* store the number of used MSI vectors */
  384. zdev->irq_map->msi_vecs = min(msi_vecs, ZPCI_NR_MSI_VECS);
  385. spin_lock(&bucket->lock);
  386. aisb = find_first_zero_bit(bucket->alloc, PAGE_SIZE);
  387. /* alloc map exhausted? */
  388. if (aisb == PAGE_SIZE) {
  389. spin_unlock(&bucket->lock);
  390. return -EIO;
  391. }
  392. set_bit(aisb, bucket->alloc);
  393. spin_unlock(&bucket->lock);
  394. zdev->aisb = aisb;
  395. if (aisb + 1 > aisb_max)
  396. aisb_max = aisb + 1;
  397. /* wire up IRQ shortcut pointer */
  398. bucket->imap[zdev->aisb] = zdev->irq_map;
  399. pr_debug("%s: imap[%u] linked to %p\n", __func__, zdev->aisb, zdev->irq_map);
  400. /* TODO: irq number 0 wont be found if we return less than requested MSIs.
  401. * ignore it for now and fix in common code.
  402. */
  403. msi_nr = aisb << ZPCI_MSI_VEC_BITS;
  404. list_for_each_entry(msi, &pdev->msi_list, list) {
  405. rc = zpci_setup_msi_irq(zdev, msi, msi_nr,
  406. aisb << ZPCI_MSI_VEC_BITS);
  407. if (rc)
  408. return rc;
  409. msi_nr++;
  410. }
  411. rc = zpci_register_airq(zdev, aisb, (u64) &zdev->irq_map->aibv);
  412. if (rc) {
  413. clear_bit(aisb, bucket->alloc);
  414. dev_err(&pdev->dev, "register MSI failed with: %d\n", rc);
  415. return rc;
  416. }
  417. return (zdev->irq_map->msi_vecs == msi_vecs) ?
  418. 0 : zdev->irq_map->msi_vecs;
  419. }
  420. static void zpci_teardown_msi(struct pci_dev *pdev)
  421. {
  422. struct zpci_dev *zdev = get_zdev(pdev);
  423. struct msi_desc *msi;
  424. int aisb, rc;
  425. rc = zpci_unregister_airq(zdev);
  426. if (rc) {
  427. dev_err(&pdev->dev, "deregister MSI failed with: %d\n", rc);
  428. return;
  429. }
  430. msi = list_first_entry(&pdev->msi_list, struct msi_desc, list);
  431. aisb = irq_to_dev_nr(msi->irq);
  432. list_for_each_entry(msi, &pdev->msi_list, list)
  433. zpci_teardown_msi_irq(zdev, msi);
  434. clear_bit(aisb, bucket->alloc);
  435. if (aisb + 1 == aisb_max)
  436. aisb_max--;
  437. }
  438. int arch_setup_msi_irqs(struct pci_dev *pdev, int nvec, int type)
  439. {
  440. pr_debug("%s: requesting %d MSI-X interrupts...", __func__, nvec);
  441. if (type != PCI_CAP_ID_MSIX && type != PCI_CAP_ID_MSI)
  442. return -EINVAL;
  443. return zpci_setup_msi(pdev, nvec);
  444. }
  445. void arch_teardown_msi_irqs(struct pci_dev *pdev)
  446. {
  447. pr_info("%s: on pdev: %p\n", __func__, pdev);
  448. zpci_teardown_msi(pdev);
  449. }
  450. static void zpci_map_resources(struct zpci_dev *zdev)
  451. {
  452. struct pci_dev *pdev = zdev->pdev;
  453. resource_size_t len;
  454. int i;
  455. for (i = 0; i < PCI_BAR_COUNT; i++) {
  456. len = pci_resource_len(pdev, i);
  457. if (!len)
  458. continue;
  459. pdev->resource[i].start = (resource_size_t) pci_iomap(pdev, i, 0);
  460. pdev->resource[i].end = pdev->resource[i].start + len - 1;
  461. pr_debug("BAR%i: -> start: %Lx end: %Lx\n",
  462. i, pdev->resource[i].start, pdev->resource[i].end);
  463. }
  464. };
  465. struct zpci_dev *zpci_alloc_device(void)
  466. {
  467. struct zpci_dev *zdev;
  468. /* Alloc memory for our private pci device data */
  469. zdev = kzalloc(sizeof(*zdev), GFP_KERNEL);
  470. if (!zdev)
  471. return ERR_PTR(-ENOMEM);
  472. /* Alloc aibv & callback space */
  473. zdev->irq_map = kmem_cache_zalloc(zdev_irq_cache, GFP_KERNEL);
  474. if (!zdev->irq_map)
  475. goto error;
  476. WARN_ON((u64) zdev->irq_map & 0xff);
  477. return zdev;
  478. error:
  479. kfree(zdev);
  480. return ERR_PTR(-ENOMEM);
  481. }
  482. void zpci_free_device(struct zpci_dev *zdev)
  483. {
  484. kmem_cache_free(zdev_irq_cache, zdev->irq_map);
  485. kfree(zdev);
  486. }
  487. /*
  488. * Too late for any s390 specific setup, since interrupts must be set up
  489. * already which requires DMA setup too and the pci scan will access the
  490. * config space, which only works if the function handle is enabled.
  491. */
  492. int pcibios_enable_device(struct pci_dev *pdev, int mask)
  493. {
  494. struct resource *res;
  495. u16 cmd;
  496. int i;
  497. pci_read_config_word(pdev, PCI_COMMAND, &cmd);
  498. for (i = 0; i < PCI_BAR_COUNT; i++) {
  499. res = &pdev->resource[i];
  500. if (res->flags & IORESOURCE_IO)
  501. return -EINVAL;
  502. if (res->flags & IORESOURCE_MEM)
  503. cmd |= PCI_COMMAND_MEMORY;
  504. }
  505. pci_write_config_word(pdev, PCI_COMMAND, cmd);
  506. return 0;
  507. }
  508. int pcibios_add_platform_entries(struct pci_dev *pdev)
  509. {
  510. return zpci_sysfs_add_device(&pdev->dev);
  511. }
  512. int zpci_request_irq(unsigned int irq, irq_handler_t handler, void *data)
  513. {
  514. int msi_nr = irq_to_msi_nr(irq);
  515. struct zdev_irq_map *imap;
  516. struct msi_desc *msi;
  517. msi = irq_get_msi_desc(irq);
  518. if (!msi)
  519. return -EIO;
  520. imap = get_imap(irq);
  521. spin_lock_init(&imap->lock);
  522. pr_debug("%s: register handler for IRQ:MSI %d:%d\n", __func__, irq >> 6, msi_nr);
  523. imap->cb[msi_nr].handler = handler;
  524. imap->cb[msi_nr].data = data;
  525. /*
  526. * The generic MSI code returns with the interrupt disabled on the
  527. * card, using the MSI mask bits. Firmware doesn't appear to unmask
  528. * at that level, so we do it here by hand.
  529. */
  530. zpci_msi_set_mask_bits(msi, 1, 0);
  531. return 0;
  532. }
  533. void zpci_free_irq(unsigned int irq)
  534. {
  535. struct zdev_irq_map *imap = get_imap(irq);
  536. int msi_nr = irq_to_msi_nr(irq);
  537. unsigned long flags;
  538. pr_debug("%s: for irq: %d\n", __func__, irq);
  539. spin_lock_irqsave(&imap->lock, flags);
  540. imap->cb[msi_nr].handler = NULL;
  541. imap->cb[msi_nr].data = NULL;
  542. spin_unlock_irqrestore(&imap->lock, flags);
  543. }
  544. int request_irq(unsigned int irq, irq_handler_t handler,
  545. unsigned long irqflags, const char *devname, void *dev_id)
  546. {
  547. pr_debug("%s: irq: %d handler: %p flags: %lx dev: %s\n",
  548. __func__, irq, handler, irqflags, devname);
  549. return zpci_request_irq(irq, handler, dev_id);
  550. }
  551. EXPORT_SYMBOL_GPL(request_irq);
  552. void free_irq(unsigned int irq, void *dev_id)
  553. {
  554. zpci_free_irq(irq);
  555. }
  556. EXPORT_SYMBOL_GPL(free_irq);
  557. static int __init zpci_irq_init(void)
  558. {
  559. int cpu, rc;
  560. bucket = kzalloc(sizeof(*bucket), GFP_KERNEL);
  561. if (!bucket)
  562. return -ENOMEM;
  563. bucket->aisb = (unsigned long *) get_zeroed_page(GFP_KERNEL);
  564. if (!bucket->aisb) {
  565. rc = -ENOMEM;
  566. goto out_aisb;
  567. }
  568. bucket->alloc = (unsigned long *) get_zeroed_page(GFP_KERNEL);
  569. if (!bucket->alloc) {
  570. rc = -ENOMEM;
  571. goto out_alloc;
  572. }
  573. isc_register(PCI_ISC);
  574. zpci_irq_si = s390_register_adapter_interrupt(&zpci_irq_handler, NULL, PCI_ISC);
  575. if (IS_ERR(zpci_irq_si)) {
  576. rc = PTR_ERR(zpci_irq_si);
  577. zpci_irq_si = NULL;
  578. goto out_ai;
  579. }
  580. for_each_online_cpu(cpu)
  581. per_cpu(next_sbit, cpu) = 0;
  582. spin_lock_init(&bucket->lock);
  583. /* set summary to 1 to be called every time for the ISC */
  584. *zpci_irq_si = 1;
  585. set_irq_ctrl(SIC_IRQ_MODE_SINGLE, NULL, PCI_ISC);
  586. return 0;
  587. out_ai:
  588. isc_unregister(PCI_ISC);
  589. free_page((unsigned long) bucket->alloc);
  590. out_alloc:
  591. free_page((unsigned long) bucket->aisb);
  592. out_aisb:
  593. kfree(bucket);
  594. return rc;
  595. }
  596. static void zpci_irq_exit(void)
  597. {
  598. free_page((unsigned long) bucket->alloc);
  599. free_page((unsigned long) bucket->aisb);
  600. s390_unregister_adapter_interrupt(zpci_irq_si, PCI_ISC);
  601. isc_unregister(PCI_ISC);
  602. kfree(bucket);
  603. }
  604. void zpci_debug_info(struct zpci_dev *zdev, struct seq_file *m)
  605. {
  606. if (!zdev)
  607. return;
  608. seq_printf(m, "global irq retries: %u\n", atomic_read(&irq_retries));
  609. seq_printf(m, "aibv[0]:%016lx aibv[1]:%016lx aisb:%016lx\n",
  610. get_imap(0)->aibv, get_imap(1)->aibv, *bucket->aisb);
  611. }
  612. static struct resource *zpci_alloc_bus_resource(unsigned long start, unsigned long size,
  613. unsigned long flags, int domain)
  614. {
  615. struct resource *r;
  616. char *name;
  617. int rc;
  618. r = kzalloc(sizeof(*r), GFP_KERNEL);
  619. if (!r)
  620. return ERR_PTR(-ENOMEM);
  621. r->start = start;
  622. r->end = r->start + size - 1;
  623. r->flags = flags;
  624. r->parent = &iomem_resource;
  625. name = kmalloc(18, GFP_KERNEL);
  626. if (!name) {
  627. kfree(r);
  628. return ERR_PTR(-ENOMEM);
  629. }
  630. sprintf(name, "PCI Bus: %04x:%02x", domain, ZPCI_BUS_NR);
  631. r->name = name;
  632. rc = request_resource(&iomem_resource, r);
  633. if (rc)
  634. pr_debug("request resource %pR failed\n", r);
  635. return r;
  636. }
  637. static int zpci_alloc_iomap(struct zpci_dev *zdev)
  638. {
  639. int entry;
  640. spin_lock(&zpci_iomap_lock);
  641. entry = find_first_zero_bit(zpci_iomap, ZPCI_IOMAP_MAX_ENTRIES);
  642. if (entry == ZPCI_IOMAP_MAX_ENTRIES) {
  643. spin_unlock(&zpci_iomap_lock);
  644. return -ENOSPC;
  645. }
  646. set_bit(entry, zpci_iomap);
  647. spin_unlock(&zpci_iomap_lock);
  648. return entry;
  649. }
  650. static void zpci_free_iomap(struct zpci_dev *zdev, int entry)
  651. {
  652. spin_lock(&zpci_iomap_lock);
  653. memset(&zpci_iomap_start[entry], 0, sizeof(struct zpci_iomap_entry));
  654. clear_bit(entry, zpci_iomap);
  655. spin_unlock(&zpci_iomap_lock);
  656. }
  657. int pcibios_add_device(struct pci_dev *pdev)
  658. {
  659. struct zpci_dev *zdev = get_zdev(pdev);
  660. zdev->pdev = pdev;
  661. zpci_debug_init_device(zdev);
  662. zpci_fmb_enable_device(zdev);
  663. zpci_map_resources(zdev);
  664. return 0;
  665. }
  666. static int zpci_scan_bus(struct zpci_dev *zdev)
  667. {
  668. struct resource *res;
  669. LIST_HEAD(resources);
  670. int i;
  671. /* allocate mapping entry for each used bar */
  672. for (i = 0; i < PCI_BAR_COUNT; i++) {
  673. unsigned long addr, size, flags;
  674. int entry;
  675. if (!zdev->bars[i].size)
  676. continue;
  677. entry = zpci_alloc_iomap(zdev);
  678. if (entry < 0)
  679. return entry;
  680. zdev->bars[i].map_idx = entry;
  681. /* only MMIO is supported */
  682. flags = IORESOURCE_MEM;
  683. if (zdev->bars[i].val & 8)
  684. flags |= IORESOURCE_PREFETCH;
  685. if (zdev->bars[i].val & 4)
  686. flags |= IORESOURCE_MEM_64;
  687. addr = ZPCI_IOMAP_ADDR_BASE + ((u64) entry << 48);
  688. size = 1UL << zdev->bars[i].size;
  689. res = zpci_alloc_bus_resource(addr, size, flags, zdev->domain);
  690. if (IS_ERR(res)) {
  691. zpci_free_iomap(zdev, entry);
  692. return PTR_ERR(res);
  693. }
  694. pci_add_resource(&resources, res);
  695. }
  696. zdev->bus = pci_scan_root_bus(NULL, ZPCI_BUS_NR, &pci_root_ops,
  697. zdev, &resources);
  698. if (!zdev->bus)
  699. return -EIO;
  700. zdev->bus->max_bus_speed = zdev->max_bus_speed;
  701. return 0;
  702. }
  703. static int zpci_alloc_domain(struct zpci_dev *zdev)
  704. {
  705. spin_lock(&zpci_domain_lock);
  706. zdev->domain = find_first_zero_bit(zpci_domain, ZPCI_NR_DEVICES);
  707. if (zdev->domain == ZPCI_NR_DEVICES) {
  708. spin_unlock(&zpci_domain_lock);
  709. return -ENOSPC;
  710. }
  711. set_bit(zdev->domain, zpci_domain);
  712. spin_unlock(&zpci_domain_lock);
  713. return 0;
  714. }
  715. static void zpci_free_domain(struct zpci_dev *zdev)
  716. {
  717. spin_lock(&zpci_domain_lock);
  718. clear_bit(zdev->domain, zpci_domain);
  719. spin_unlock(&zpci_domain_lock);
  720. }
  721. int zpci_enable_device(struct zpci_dev *zdev)
  722. {
  723. int rc;
  724. rc = clp_enable_fh(zdev, ZPCI_NR_DMA_SPACES);
  725. if (rc)
  726. goto out;
  727. pr_info("Enabled fh: 0x%x fid: 0x%x\n", zdev->fh, zdev->fid);
  728. rc = zpci_dma_init_device(zdev);
  729. if (rc)
  730. goto out_dma;
  731. return 0;
  732. out_dma:
  733. clp_disable_fh(zdev);
  734. out:
  735. return rc;
  736. }
  737. EXPORT_SYMBOL_GPL(zpci_enable_device);
  738. int zpci_disable_device(struct zpci_dev *zdev)
  739. {
  740. zpci_dma_exit_device(zdev);
  741. return clp_disable_fh(zdev);
  742. }
  743. EXPORT_SYMBOL_GPL(zpci_disable_device);
  744. int zpci_create_device(struct zpci_dev *zdev)
  745. {
  746. int rc;
  747. rc = zpci_alloc_domain(zdev);
  748. if (rc)
  749. goto out;
  750. if (zdev->state == ZPCI_FN_STATE_CONFIGURED) {
  751. rc = zpci_enable_device(zdev);
  752. if (rc)
  753. goto out_free;
  754. zdev->state = ZPCI_FN_STATE_ONLINE;
  755. }
  756. rc = zpci_scan_bus(zdev);
  757. if (rc)
  758. goto out_disable;
  759. mutex_lock(&zpci_list_lock);
  760. list_add_tail(&zdev->entry, &zpci_list);
  761. if (hotplug_ops)
  762. hotplug_ops->create_slot(zdev);
  763. mutex_unlock(&zpci_list_lock);
  764. return 0;
  765. out_disable:
  766. if (zdev->state == ZPCI_FN_STATE_ONLINE)
  767. zpci_disable_device(zdev);
  768. out_free:
  769. zpci_free_domain(zdev);
  770. out:
  771. return rc;
  772. }
  773. void zpci_stop_device(struct zpci_dev *zdev)
  774. {
  775. zpci_dma_exit_device(zdev);
  776. /*
  777. * Note: SCLP disables fh via set-pci-fn so don't
  778. * do that here.
  779. */
  780. }
  781. EXPORT_SYMBOL_GPL(zpci_stop_device);
  782. int zpci_scan_device(struct zpci_dev *zdev)
  783. {
  784. zdev->pdev = pci_scan_single_device(zdev->bus, ZPCI_DEVFN);
  785. if (!zdev->pdev) {
  786. pr_err("pci_scan_single_device failed for fid: 0x%x\n",
  787. zdev->fid);
  788. goto out;
  789. }
  790. pci_bus_add_devices(zdev->bus);
  791. return 0;
  792. out:
  793. zpci_dma_exit_device(zdev);
  794. clp_disable_fh(zdev);
  795. return -EIO;
  796. }
  797. EXPORT_SYMBOL_GPL(zpci_scan_device);
  798. static inline int barsize(u8 size)
  799. {
  800. return (size) ? (1 << size) >> 10 : 0;
  801. }
  802. static int zpci_mem_init(void)
  803. {
  804. zdev_irq_cache = kmem_cache_create("PCI_IRQ_cache", sizeof(struct zdev_irq_map),
  805. L1_CACHE_BYTES, SLAB_HWCACHE_ALIGN, NULL);
  806. if (!zdev_irq_cache)
  807. goto error_zdev;
  808. zdev_fmb_cache = kmem_cache_create("PCI_FMB_cache", sizeof(struct zpci_fmb),
  809. 16, 0, NULL);
  810. if (!zdev_fmb_cache)
  811. goto error_fmb;
  812. /* TODO: use realloc */
  813. zpci_iomap_start = kzalloc(ZPCI_IOMAP_MAX_ENTRIES * sizeof(*zpci_iomap_start),
  814. GFP_KERNEL);
  815. if (!zpci_iomap_start)
  816. goto error_iomap;
  817. return 0;
  818. error_iomap:
  819. kmem_cache_destroy(zdev_fmb_cache);
  820. error_fmb:
  821. kmem_cache_destroy(zdev_irq_cache);
  822. error_zdev:
  823. return -ENOMEM;
  824. }
  825. static void zpci_mem_exit(void)
  826. {
  827. kfree(zpci_iomap_start);
  828. kmem_cache_destroy(zdev_irq_cache);
  829. kmem_cache_destroy(zdev_fmb_cache);
  830. }
  831. void zpci_register_hp_ops(struct pci_hp_callback_ops *ops)
  832. {
  833. mutex_lock(&zpci_list_lock);
  834. hotplug_ops = ops;
  835. mutex_unlock(&zpci_list_lock);
  836. }
  837. EXPORT_SYMBOL_GPL(zpci_register_hp_ops);
  838. void zpci_deregister_hp_ops(void)
  839. {
  840. mutex_lock(&zpci_list_lock);
  841. hotplug_ops = NULL;
  842. mutex_unlock(&zpci_list_lock);
  843. }
  844. EXPORT_SYMBOL_GPL(zpci_deregister_hp_ops);
  845. unsigned int s390_pci_probe;
  846. EXPORT_SYMBOL_GPL(s390_pci_probe);
  847. char * __init pcibios_setup(char *str)
  848. {
  849. if (!strcmp(str, "on")) {
  850. s390_pci_probe = 1;
  851. return NULL;
  852. }
  853. return str;
  854. }
  855. static int __init pci_base_init(void)
  856. {
  857. int rc;
  858. if (!s390_pci_probe)
  859. return 0;
  860. if (!test_facility(2) || !test_facility(69)
  861. || !test_facility(71) || !test_facility(72))
  862. return 0;
  863. pr_info("Probing PCI hardware: PCI:%d SID:%d AEN:%d\n",
  864. test_facility(69), test_facility(70),
  865. test_facility(71));
  866. rc = zpci_debug_init();
  867. if (rc)
  868. return rc;
  869. rc = zpci_mem_init();
  870. if (rc)
  871. goto out_mem;
  872. rc = zpci_msihash_init();
  873. if (rc)
  874. goto out_hash;
  875. rc = zpci_irq_init();
  876. if (rc)
  877. goto out_irq;
  878. rc = zpci_dma_init();
  879. if (rc)
  880. goto out_dma;
  881. rc = clp_find_pci_devices();
  882. if (rc)
  883. goto out_find;
  884. return 0;
  885. out_find:
  886. zpci_dma_exit();
  887. out_dma:
  888. zpci_irq_exit();
  889. out_irq:
  890. zpci_msihash_exit();
  891. out_hash:
  892. zpci_mem_exit();
  893. out_mem:
  894. zpci_debug_exit();
  895. return rc;
  896. }
  897. subsys_initcall(pci_base_init);