common.h 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103
  1. /*
  2. * Copyright (c) 2011 Samsung Electronics Co., Ltd.
  3. * http://www.samsung.com
  4. *
  5. * Common Header for EXYNOS machines
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. #ifndef __ARCH_ARM_MACH_EXYNOS_COMMON_H
  12. #define __ARCH_ARM_MACH_EXYNOS_COMMON_H
  13. #include <linux/of.h>
  14. void mct_init(void __iomem *base, int irq_g0, int irq_l0, int irq_l1);
  15. void exynos_init_time(void);
  16. extern unsigned long xxti_f, xusbxti_f;
  17. struct map_desc;
  18. void exynos_init_io(struct map_desc *mach_desc, int size);
  19. void exynos4_init_irq(void);
  20. void exynos5_init_irq(void);
  21. void exynos4_restart(char mode, const char *cmd);
  22. void exynos5_restart(char mode, const char *cmd);
  23. void exynos_init_late(void);
  24. /* ToDo: remove these after migrating legacy exynos4 platforms to dt */
  25. void exynos4_clk_init(struct device_node *np, int is_exynos4210, void __iomem *reg_base, unsigned long xom);
  26. void exynos4_clk_register_fixed_ext(unsigned long, unsigned long);
  27. void exynos_firmware_init(void);
  28. void exynos_set_timer_source(u8 channels);
  29. #ifdef CONFIG_PM_GENERIC_DOMAINS
  30. int exynos_pm_late_initcall(void);
  31. #else
  32. static inline int exynos_pm_late_initcall(void) { return 0; }
  33. #endif
  34. #ifdef CONFIG_ARCH_EXYNOS4
  35. void exynos4_register_clocks(void);
  36. void exynos4_setup_clocks(void);
  37. #else
  38. #define exynos4_register_clocks()
  39. #define exynos4_setup_clocks()
  40. #endif
  41. #ifdef CONFIG_ARCH_EXYNOS5
  42. void exynos5_register_clocks(void);
  43. void exynos5_setup_clocks(void);
  44. #else
  45. #define exynos5_register_clocks()
  46. #define exynos5_setup_clocks()
  47. #endif
  48. #ifdef CONFIG_CPU_EXYNOS4210
  49. void exynos4210_register_clocks(void);
  50. #else
  51. #define exynos4210_register_clocks()
  52. #endif
  53. #ifdef CONFIG_SOC_EXYNOS4212
  54. void exynos4212_register_clocks(void);
  55. #else
  56. #define exynos4212_register_clocks()
  57. #endif
  58. struct device_node;
  59. void combiner_init(void __iomem *combiner_base, struct device_node *np,
  60. unsigned int max_nr, int irq_base);
  61. extern struct smp_operations exynos_smp_ops;
  62. extern void exynos_cpu_die(unsigned int cpu);
  63. /* PMU(Power Management Unit) support */
  64. #define PMU_TABLE_END NULL
  65. enum sys_powerdown {
  66. SYS_AFTR,
  67. SYS_LPA,
  68. SYS_SLEEP,
  69. NUM_SYS_POWERDOWN,
  70. };
  71. extern unsigned long l2x0_regs_phys;
  72. struct exynos_pmu_conf {
  73. void __iomem *reg;
  74. unsigned int val[NUM_SYS_POWERDOWN];
  75. };
  76. extern void exynos_sys_powerdown_conf(enum sys_powerdown mode);
  77. extern void s3c_cpu_resume(void);
  78. #endif /* __ARCH_ARM_MACH_EXYNOS_COMMON_H */