mwl8k.c 109 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646
  1. /*
  2. * drivers/net/wireless/mwl8k.c
  3. * Driver for Marvell TOPDOG 802.11 Wireless cards
  4. *
  5. * Copyright (C) 2008, 2009, 2010 Marvell Semiconductor Inc.
  6. *
  7. * This file is licensed under the terms of the GNU General Public
  8. * License version 2. This program is licensed "as is" without any
  9. * warranty of any kind, whether express or implied.
  10. */
  11. #include <linux/init.h>
  12. #include <linux/module.h>
  13. #include <linux/kernel.h>
  14. #include <linux/sched.h>
  15. #include <linux/spinlock.h>
  16. #include <linux/list.h>
  17. #include <linux/pci.h>
  18. #include <linux/delay.h>
  19. #include <linux/completion.h>
  20. #include <linux/etherdevice.h>
  21. #include <linux/slab.h>
  22. #include <net/mac80211.h>
  23. #include <linux/moduleparam.h>
  24. #include <linux/firmware.h>
  25. #include <linux/workqueue.h>
  26. #define MWL8K_DESC "Marvell TOPDOG(R) 802.11 Wireless Network Driver"
  27. #define MWL8K_NAME KBUILD_MODNAME
  28. #define MWL8K_VERSION "0.12"
  29. /* Module parameters */
  30. static unsigned ap_mode_default;
  31. module_param(ap_mode_default, bool, 0);
  32. MODULE_PARM_DESC(ap_mode_default,
  33. "Set to 1 to make ap mode the default instead of sta mode");
  34. /* Register definitions */
  35. #define MWL8K_HIU_GEN_PTR 0x00000c10
  36. #define MWL8K_MODE_STA 0x0000005a
  37. #define MWL8K_MODE_AP 0x000000a5
  38. #define MWL8K_HIU_INT_CODE 0x00000c14
  39. #define MWL8K_FWSTA_READY 0xf0f1f2f4
  40. #define MWL8K_FWAP_READY 0xf1f2f4a5
  41. #define MWL8K_INT_CODE_CMD_FINISHED 0x00000005
  42. #define MWL8K_HIU_SCRATCH 0x00000c40
  43. /* Host->device communications */
  44. #define MWL8K_HIU_H2A_INTERRUPT_EVENTS 0x00000c18
  45. #define MWL8K_HIU_H2A_INTERRUPT_STATUS 0x00000c1c
  46. #define MWL8K_HIU_H2A_INTERRUPT_MASK 0x00000c20
  47. #define MWL8K_HIU_H2A_INTERRUPT_CLEAR_SEL 0x00000c24
  48. #define MWL8K_HIU_H2A_INTERRUPT_STATUS_MASK 0x00000c28
  49. #define MWL8K_H2A_INT_DUMMY (1 << 20)
  50. #define MWL8K_H2A_INT_RESET (1 << 15)
  51. #define MWL8K_H2A_INT_DOORBELL (1 << 1)
  52. #define MWL8K_H2A_INT_PPA_READY (1 << 0)
  53. /* Device->host communications */
  54. #define MWL8K_HIU_A2H_INTERRUPT_EVENTS 0x00000c2c
  55. #define MWL8K_HIU_A2H_INTERRUPT_STATUS 0x00000c30
  56. #define MWL8K_HIU_A2H_INTERRUPT_MASK 0x00000c34
  57. #define MWL8K_HIU_A2H_INTERRUPT_CLEAR_SEL 0x00000c38
  58. #define MWL8K_HIU_A2H_INTERRUPT_STATUS_MASK 0x00000c3c
  59. #define MWL8K_A2H_INT_DUMMY (1 << 20)
  60. #define MWL8K_A2H_INT_CHNL_SWITCHED (1 << 11)
  61. #define MWL8K_A2H_INT_QUEUE_EMPTY (1 << 10)
  62. #define MWL8K_A2H_INT_RADAR_DETECT (1 << 7)
  63. #define MWL8K_A2H_INT_RADIO_ON (1 << 6)
  64. #define MWL8K_A2H_INT_RADIO_OFF (1 << 5)
  65. #define MWL8K_A2H_INT_MAC_EVENT (1 << 3)
  66. #define MWL8K_A2H_INT_OPC_DONE (1 << 2)
  67. #define MWL8K_A2H_INT_RX_READY (1 << 1)
  68. #define MWL8K_A2H_INT_TX_DONE (1 << 0)
  69. #define MWL8K_A2H_EVENTS (MWL8K_A2H_INT_DUMMY | \
  70. MWL8K_A2H_INT_CHNL_SWITCHED | \
  71. MWL8K_A2H_INT_QUEUE_EMPTY | \
  72. MWL8K_A2H_INT_RADAR_DETECT | \
  73. MWL8K_A2H_INT_RADIO_ON | \
  74. MWL8K_A2H_INT_RADIO_OFF | \
  75. MWL8K_A2H_INT_MAC_EVENT | \
  76. MWL8K_A2H_INT_OPC_DONE | \
  77. MWL8K_A2H_INT_RX_READY | \
  78. MWL8K_A2H_INT_TX_DONE)
  79. #define MWL8K_RX_QUEUES 1
  80. #define MWL8K_TX_QUEUES 4
  81. struct rxd_ops {
  82. int rxd_size;
  83. void (*rxd_init)(void *rxd, dma_addr_t next_dma_addr);
  84. void (*rxd_refill)(void *rxd, dma_addr_t addr, int len);
  85. int (*rxd_process)(void *rxd, struct ieee80211_rx_status *status,
  86. __le16 *qos, s8 *noise);
  87. };
  88. struct mwl8k_device_info {
  89. char *part_name;
  90. char *helper_image;
  91. char *fw_image_sta;
  92. char *fw_image_ap;
  93. struct rxd_ops *ap_rxd_ops;
  94. u32 fw_api_ap;
  95. };
  96. struct mwl8k_rx_queue {
  97. int rxd_count;
  98. /* hw receives here */
  99. int head;
  100. /* refill descs here */
  101. int tail;
  102. void *rxd;
  103. dma_addr_t rxd_dma;
  104. struct {
  105. struct sk_buff *skb;
  106. DEFINE_DMA_UNMAP_ADDR(dma);
  107. } *buf;
  108. };
  109. struct mwl8k_tx_queue {
  110. /* hw transmits here */
  111. int head;
  112. /* sw appends here */
  113. int tail;
  114. unsigned int len;
  115. struct mwl8k_tx_desc *txd;
  116. dma_addr_t txd_dma;
  117. struct sk_buff **skb;
  118. };
  119. struct mwl8k_priv {
  120. struct ieee80211_hw *hw;
  121. struct pci_dev *pdev;
  122. struct mwl8k_device_info *device_info;
  123. void __iomem *sram;
  124. void __iomem *regs;
  125. /* firmware */
  126. const struct firmware *fw_helper;
  127. const struct firmware *fw_ucode;
  128. /* hardware/firmware parameters */
  129. bool ap_fw;
  130. struct rxd_ops *rxd_ops;
  131. struct ieee80211_supported_band band_24;
  132. struct ieee80211_channel channels_24[14];
  133. struct ieee80211_rate rates_24[14];
  134. struct ieee80211_supported_band band_50;
  135. struct ieee80211_channel channels_50[4];
  136. struct ieee80211_rate rates_50[9];
  137. u32 ap_macids_supported;
  138. u32 sta_macids_supported;
  139. /* firmware access */
  140. struct mutex fw_mutex;
  141. struct task_struct *fw_mutex_owner;
  142. int fw_mutex_depth;
  143. struct completion *hostcmd_wait;
  144. /* lock held over TX and TX reap */
  145. spinlock_t tx_lock;
  146. /* TX quiesce completion, protected by fw_mutex and tx_lock */
  147. struct completion *tx_wait;
  148. /* List of interfaces. */
  149. u32 macids_used;
  150. struct list_head vif_list;
  151. /* power management status cookie from firmware */
  152. u32 *cookie;
  153. dma_addr_t cookie_dma;
  154. u16 num_mcaddrs;
  155. u8 hw_rev;
  156. u32 fw_rev;
  157. /*
  158. * Running count of TX packets in flight, to avoid
  159. * iterating over the transmit rings each time.
  160. */
  161. int pending_tx_pkts;
  162. struct mwl8k_rx_queue rxq[MWL8K_RX_QUEUES];
  163. struct mwl8k_tx_queue txq[MWL8K_TX_QUEUES];
  164. bool radio_on;
  165. bool radio_short_preamble;
  166. bool sniffer_enabled;
  167. bool wmm_enabled;
  168. /* XXX need to convert this to handle multiple interfaces */
  169. bool capture_beacon;
  170. u8 capture_bssid[ETH_ALEN];
  171. struct sk_buff *beacon_skb;
  172. /*
  173. * This FJ worker has to be global as it is scheduled from the
  174. * RX handler. At this point we don't know which interface it
  175. * belongs to until the list of bssids waiting to complete join
  176. * is checked.
  177. */
  178. struct work_struct finalize_join_worker;
  179. /* Tasklet to perform TX reclaim. */
  180. struct tasklet_struct poll_tx_task;
  181. /* Tasklet to perform RX. */
  182. struct tasklet_struct poll_rx_task;
  183. /* Most recently reported noise in dBm */
  184. s8 noise;
  185. /*
  186. * preserve the queue configurations so they can be restored if/when
  187. * the firmware image is swapped.
  188. */
  189. struct ieee80211_tx_queue_params wmm_params[MWL8K_TX_QUEUES];
  190. /* async firmware loading state */
  191. unsigned fw_state;
  192. char *fw_pref;
  193. char *fw_alt;
  194. struct completion firmware_loading_complete;
  195. };
  196. #define MAX_WEP_KEY_LEN 13
  197. #define NUM_WEP_KEYS 4
  198. /* Per interface specific private data */
  199. struct mwl8k_vif {
  200. struct list_head list;
  201. struct ieee80211_vif *vif;
  202. /* Firmware macid for this vif. */
  203. int macid;
  204. /* Non AMPDU sequence number assigned by driver. */
  205. u16 seqno;
  206. /* Saved WEP keys */
  207. struct {
  208. u8 enabled;
  209. u8 key[sizeof(struct ieee80211_key_conf) + MAX_WEP_KEY_LEN];
  210. } wep_key_conf[NUM_WEP_KEYS];
  211. };
  212. #define MWL8K_VIF(_vif) ((struct mwl8k_vif *)&((_vif)->drv_priv))
  213. struct mwl8k_sta {
  214. /* Index into station database. Returned by UPDATE_STADB. */
  215. u8 peer_id;
  216. };
  217. #define MWL8K_STA(_sta) ((struct mwl8k_sta *)&((_sta)->drv_priv))
  218. static const struct ieee80211_channel mwl8k_channels_24[] = {
  219. { .center_freq = 2412, .hw_value = 1, },
  220. { .center_freq = 2417, .hw_value = 2, },
  221. { .center_freq = 2422, .hw_value = 3, },
  222. { .center_freq = 2427, .hw_value = 4, },
  223. { .center_freq = 2432, .hw_value = 5, },
  224. { .center_freq = 2437, .hw_value = 6, },
  225. { .center_freq = 2442, .hw_value = 7, },
  226. { .center_freq = 2447, .hw_value = 8, },
  227. { .center_freq = 2452, .hw_value = 9, },
  228. { .center_freq = 2457, .hw_value = 10, },
  229. { .center_freq = 2462, .hw_value = 11, },
  230. { .center_freq = 2467, .hw_value = 12, },
  231. { .center_freq = 2472, .hw_value = 13, },
  232. { .center_freq = 2484, .hw_value = 14, },
  233. };
  234. static const struct ieee80211_rate mwl8k_rates_24[] = {
  235. { .bitrate = 10, .hw_value = 2, },
  236. { .bitrate = 20, .hw_value = 4, },
  237. { .bitrate = 55, .hw_value = 11, },
  238. { .bitrate = 110, .hw_value = 22, },
  239. { .bitrate = 220, .hw_value = 44, },
  240. { .bitrate = 60, .hw_value = 12, },
  241. { .bitrate = 90, .hw_value = 18, },
  242. { .bitrate = 120, .hw_value = 24, },
  243. { .bitrate = 180, .hw_value = 36, },
  244. { .bitrate = 240, .hw_value = 48, },
  245. { .bitrate = 360, .hw_value = 72, },
  246. { .bitrate = 480, .hw_value = 96, },
  247. { .bitrate = 540, .hw_value = 108, },
  248. { .bitrate = 720, .hw_value = 144, },
  249. };
  250. static const struct ieee80211_channel mwl8k_channels_50[] = {
  251. { .center_freq = 5180, .hw_value = 36, },
  252. { .center_freq = 5200, .hw_value = 40, },
  253. { .center_freq = 5220, .hw_value = 44, },
  254. { .center_freq = 5240, .hw_value = 48, },
  255. };
  256. static const struct ieee80211_rate mwl8k_rates_50[] = {
  257. { .bitrate = 60, .hw_value = 12, },
  258. { .bitrate = 90, .hw_value = 18, },
  259. { .bitrate = 120, .hw_value = 24, },
  260. { .bitrate = 180, .hw_value = 36, },
  261. { .bitrate = 240, .hw_value = 48, },
  262. { .bitrate = 360, .hw_value = 72, },
  263. { .bitrate = 480, .hw_value = 96, },
  264. { .bitrate = 540, .hw_value = 108, },
  265. { .bitrate = 720, .hw_value = 144, },
  266. };
  267. /* Set or get info from Firmware */
  268. #define MWL8K_CMD_GET 0x0000
  269. #define MWL8K_CMD_SET 0x0001
  270. #define MWL8K_CMD_SET_LIST 0x0002
  271. /* Firmware command codes */
  272. #define MWL8K_CMD_CODE_DNLD 0x0001
  273. #define MWL8K_CMD_GET_HW_SPEC 0x0003
  274. #define MWL8K_CMD_SET_HW_SPEC 0x0004
  275. #define MWL8K_CMD_MAC_MULTICAST_ADR 0x0010
  276. #define MWL8K_CMD_GET_STAT 0x0014
  277. #define MWL8K_CMD_RADIO_CONTROL 0x001c
  278. #define MWL8K_CMD_RF_TX_POWER 0x001e
  279. #define MWL8K_CMD_TX_POWER 0x001f
  280. #define MWL8K_CMD_RF_ANTENNA 0x0020
  281. #define MWL8K_CMD_SET_BEACON 0x0100 /* per-vif */
  282. #define MWL8K_CMD_SET_PRE_SCAN 0x0107
  283. #define MWL8K_CMD_SET_POST_SCAN 0x0108
  284. #define MWL8K_CMD_SET_RF_CHANNEL 0x010a
  285. #define MWL8K_CMD_SET_AID 0x010d
  286. #define MWL8K_CMD_SET_RATE 0x0110
  287. #define MWL8K_CMD_SET_FINALIZE_JOIN 0x0111
  288. #define MWL8K_CMD_RTS_THRESHOLD 0x0113
  289. #define MWL8K_CMD_SET_SLOT 0x0114
  290. #define MWL8K_CMD_SET_EDCA_PARAMS 0x0115
  291. #define MWL8K_CMD_SET_WMM_MODE 0x0123
  292. #define MWL8K_CMD_MIMO_CONFIG 0x0125
  293. #define MWL8K_CMD_USE_FIXED_RATE 0x0126
  294. #define MWL8K_CMD_ENABLE_SNIFFER 0x0150
  295. #define MWL8K_CMD_SET_MAC_ADDR 0x0202 /* per-vif */
  296. #define MWL8K_CMD_SET_RATEADAPT_MODE 0x0203
  297. #define MWL8K_CMD_BSS_START 0x1100 /* per-vif */
  298. #define MWL8K_CMD_SET_NEW_STN 0x1111 /* per-vif */
  299. #define MWL8K_CMD_UPDATE_STADB 0x1123
  300. static const char *mwl8k_cmd_name(__le16 cmd, char *buf, int bufsize)
  301. {
  302. u16 command = le16_to_cpu(cmd);
  303. #define MWL8K_CMDNAME(x) case MWL8K_CMD_##x: do {\
  304. snprintf(buf, bufsize, "%s", #x);\
  305. return buf;\
  306. } while (0)
  307. switch (command & ~0x8000) {
  308. MWL8K_CMDNAME(CODE_DNLD);
  309. MWL8K_CMDNAME(GET_HW_SPEC);
  310. MWL8K_CMDNAME(SET_HW_SPEC);
  311. MWL8K_CMDNAME(MAC_MULTICAST_ADR);
  312. MWL8K_CMDNAME(GET_STAT);
  313. MWL8K_CMDNAME(RADIO_CONTROL);
  314. MWL8K_CMDNAME(RF_TX_POWER);
  315. MWL8K_CMDNAME(TX_POWER);
  316. MWL8K_CMDNAME(RF_ANTENNA);
  317. MWL8K_CMDNAME(SET_BEACON);
  318. MWL8K_CMDNAME(SET_PRE_SCAN);
  319. MWL8K_CMDNAME(SET_POST_SCAN);
  320. MWL8K_CMDNAME(SET_RF_CHANNEL);
  321. MWL8K_CMDNAME(SET_AID);
  322. MWL8K_CMDNAME(SET_RATE);
  323. MWL8K_CMDNAME(SET_FINALIZE_JOIN);
  324. MWL8K_CMDNAME(RTS_THRESHOLD);
  325. MWL8K_CMDNAME(SET_SLOT);
  326. MWL8K_CMDNAME(SET_EDCA_PARAMS);
  327. MWL8K_CMDNAME(SET_WMM_MODE);
  328. MWL8K_CMDNAME(MIMO_CONFIG);
  329. MWL8K_CMDNAME(USE_FIXED_RATE);
  330. MWL8K_CMDNAME(ENABLE_SNIFFER);
  331. MWL8K_CMDNAME(SET_MAC_ADDR);
  332. MWL8K_CMDNAME(SET_RATEADAPT_MODE);
  333. MWL8K_CMDNAME(BSS_START);
  334. MWL8K_CMDNAME(SET_NEW_STN);
  335. MWL8K_CMDNAME(UPDATE_STADB);
  336. default:
  337. snprintf(buf, bufsize, "0x%x", cmd);
  338. }
  339. #undef MWL8K_CMDNAME
  340. return buf;
  341. }
  342. /* Hardware and firmware reset */
  343. static void mwl8k_hw_reset(struct mwl8k_priv *priv)
  344. {
  345. iowrite32(MWL8K_H2A_INT_RESET,
  346. priv->regs + MWL8K_HIU_H2A_INTERRUPT_EVENTS);
  347. iowrite32(MWL8K_H2A_INT_RESET,
  348. priv->regs + MWL8K_HIU_H2A_INTERRUPT_EVENTS);
  349. msleep(20);
  350. }
  351. /* Release fw image */
  352. static void mwl8k_release_fw(const struct firmware **fw)
  353. {
  354. if (*fw == NULL)
  355. return;
  356. release_firmware(*fw);
  357. *fw = NULL;
  358. }
  359. static void mwl8k_release_firmware(struct mwl8k_priv *priv)
  360. {
  361. mwl8k_release_fw(&priv->fw_ucode);
  362. mwl8k_release_fw(&priv->fw_helper);
  363. }
  364. /* states for asynchronous f/w loading */
  365. static void mwl8k_fw_state_machine(const struct firmware *fw, void *context);
  366. enum {
  367. FW_STATE_INIT = 0,
  368. FW_STATE_LOADING_PREF,
  369. FW_STATE_LOADING_ALT,
  370. FW_STATE_ERROR,
  371. };
  372. /* Request fw image */
  373. static int mwl8k_request_fw(struct mwl8k_priv *priv,
  374. const char *fname, const struct firmware **fw,
  375. bool nowait)
  376. {
  377. /* release current image */
  378. if (*fw != NULL)
  379. mwl8k_release_fw(fw);
  380. if (nowait)
  381. return request_firmware_nowait(THIS_MODULE, 1, fname,
  382. &priv->pdev->dev, GFP_KERNEL,
  383. priv, mwl8k_fw_state_machine);
  384. else
  385. return request_firmware(fw, fname, &priv->pdev->dev);
  386. }
  387. static int mwl8k_request_firmware(struct mwl8k_priv *priv, char *fw_image,
  388. bool nowait)
  389. {
  390. struct mwl8k_device_info *di = priv->device_info;
  391. int rc;
  392. if (di->helper_image != NULL) {
  393. if (nowait)
  394. rc = mwl8k_request_fw(priv, di->helper_image,
  395. &priv->fw_helper, true);
  396. else
  397. rc = mwl8k_request_fw(priv, di->helper_image,
  398. &priv->fw_helper, false);
  399. if (rc)
  400. printk(KERN_ERR "%s: Error requesting helper fw %s\n",
  401. pci_name(priv->pdev), di->helper_image);
  402. if (rc || nowait)
  403. return rc;
  404. }
  405. if (nowait) {
  406. /*
  407. * if we get here, no helper image is needed. Skip the
  408. * FW_STATE_INIT state.
  409. */
  410. priv->fw_state = FW_STATE_LOADING_PREF;
  411. rc = mwl8k_request_fw(priv, fw_image,
  412. &priv->fw_ucode,
  413. true);
  414. } else
  415. rc = mwl8k_request_fw(priv, fw_image,
  416. &priv->fw_ucode, false);
  417. if (rc) {
  418. printk(KERN_ERR "%s: Error requesting firmware file %s\n",
  419. pci_name(priv->pdev), fw_image);
  420. mwl8k_release_fw(&priv->fw_helper);
  421. return rc;
  422. }
  423. return 0;
  424. }
  425. struct mwl8k_cmd_pkt {
  426. __le16 code;
  427. __le16 length;
  428. __u8 seq_num;
  429. __u8 macid;
  430. __le16 result;
  431. char payload[0];
  432. } __packed;
  433. /*
  434. * Firmware loading.
  435. */
  436. static int
  437. mwl8k_send_fw_load_cmd(struct mwl8k_priv *priv, void *data, int length)
  438. {
  439. void __iomem *regs = priv->regs;
  440. dma_addr_t dma_addr;
  441. int loops;
  442. dma_addr = pci_map_single(priv->pdev, data, length, PCI_DMA_TODEVICE);
  443. if (pci_dma_mapping_error(priv->pdev, dma_addr))
  444. return -ENOMEM;
  445. iowrite32(dma_addr, regs + MWL8K_HIU_GEN_PTR);
  446. iowrite32(0, regs + MWL8K_HIU_INT_CODE);
  447. iowrite32(MWL8K_H2A_INT_DOORBELL,
  448. regs + MWL8K_HIU_H2A_INTERRUPT_EVENTS);
  449. iowrite32(MWL8K_H2A_INT_DUMMY,
  450. regs + MWL8K_HIU_H2A_INTERRUPT_EVENTS);
  451. loops = 1000;
  452. do {
  453. u32 int_code;
  454. int_code = ioread32(regs + MWL8K_HIU_INT_CODE);
  455. if (int_code == MWL8K_INT_CODE_CMD_FINISHED) {
  456. iowrite32(0, regs + MWL8K_HIU_INT_CODE);
  457. break;
  458. }
  459. cond_resched();
  460. udelay(1);
  461. } while (--loops);
  462. pci_unmap_single(priv->pdev, dma_addr, length, PCI_DMA_TODEVICE);
  463. return loops ? 0 : -ETIMEDOUT;
  464. }
  465. static int mwl8k_load_fw_image(struct mwl8k_priv *priv,
  466. const u8 *data, size_t length)
  467. {
  468. struct mwl8k_cmd_pkt *cmd;
  469. int done;
  470. int rc = 0;
  471. cmd = kmalloc(sizeof(*cmd) + 256, GFP_KERNEL);
  472. if (cmd == NULL)
  473. return -ENOMEM;
  474. cmd->code = cpu_to_le16(MWL8K_CMD_CODE_DNLD);
  475. cmd->seq_num = 0;
  476. cmd->macid = 0;
  477. cmd->result = 0;
  478. done = 0;
  479. while (length) {
  480. int block_size = length > 256 ? 256 : length;
  481. memcpy(cmd->payload, data + done, block_size);
  482. cmd->length = cpu_to_le16(block_size);
  483. rc = mwl8k_send_fw_load_cmd(priv, cmd,
  484. sizeof(*cmd) + block_size);
  485. if (rc)
  486. break;
  487. done += block_size;
  488. length -= block_size;
  489. }
  490. if (!rc) {
  491. cmd->length = 0;
  492. rc = mwl8k_send_fw_load_cmd(priv, cmd, sizeof(*cmd));
  493. }
  494. kfree(cmd);
  495. return rc;
  496. }
  497. static int mwl8k_feed_fw_image(struct mwl8k_priv *priv,
  498. const u8 *data, size_t length)
  499. {
  500. unsigned char *buffer;
  501. int may_continue, rc = 0;
  502. u32 done, prev_block_size;
  503. buffer = kmalloc(1024, GFP_KERNEL);
  504. if (buffer == NULL)
  505. return -ENOMEM;
  506. done = 0;
  507. prev_block_size = 0;
  508. may_continue = 1000;
  509. while (may_continue > 0) {
  510. u32 block_size;
  511. block_size = ioread32(priv->regs + MWL8K_HIU_SCRATCH);
  512. if (block_size & 1) {
  513. block_size &= ~1;
  514. may_continue--;
  515. } else {
  516. done += prev_block_size;
  517. length -= prev_block_size;
  518. }
  519. if (block_size > 1024 || block_size > length) {
  520. rc = -EOVERFLOW;
  521. break;
  522. }
  523. if (length == 0) {
  524. rc = 0;
  525. break;
  526. }
  527. if (block_size == 0) {
  528. rc = -EPROTO;
  529. may_continue--;
  530. udelay(1);
  531. continue;
  532. }
  533. prev_block_size = block_size;
  534. memcpy(buffer, data + done, block_size);
  535. rc = mwl8k_send_fw_load_cmd(priv, buffer, block_size);
  536. if (rc)
  537. break;
  538. }
  539. if (!rc && length != 0)
  540. rc = -EREMOTEIO;
  541. kfree(buffer);
  542. return rc;
  543. }
  544. static int mwl8k_load_firmware(struct ieee80211_hw *hw)
  545. {
  546. struct mwl8k_priv *priv = hw->priv;
  547. const struct firmware *fw = priv->fw_ucode;
  548. int rc;
  549. int loops;
  550. if (!memcmp(fw->data, "\x01\x00\x00\x00", 4)) {
  551. const struct firmware *helper = priv->fw_helper;
  552. if (helper == NULL) {
  553. printk(KERN_ERR "%s: helper image needed but none "
  554. "given\n", pci_name(priv->pdev));
  555. return -EINVAL;
  556. }
  557. rc = mwl8k_load_fw_image(priv, helper->data, helper->size);
  558. if (rc) {
  559. printk(KERN_ERR "%s: unable to load firmware "
  560. "helper image\n", pci_name(priv->pdev));
  561. return rc;
  562. }
  563. msleep(5);
  564. rc = mwl8k_feed_fw_image(priv, fw->data, fw->size);
  565. } else {
  566. rc = mwl8k_load_fw_image(priv, fw->data, fw->size);
  567. }
  568. if (rc) {
  569. printk(KERN_ERR "%s: unable to load firmware image\n",
  570. pci_name(priv->pdev));
  571. return rc;
  572. }
  573. iowrite32(MWL8K_MODE_STA, priv->regs + MWL8K_HIU_GEN_PTR);
  574. loops = 500000;
  575. do {
  576. u32 ready_code;
  577. ready_code = ioread32(priv->regs + MWL8K_HIU_INT_CODE);
  578. if (ready_code == MWL8K_FWAP_READY) {
  579. priv->ap_fw = 1;
  580. break;
  581. } else if (ready_code == MWL8K_FWSTA_READY) {
  582. priv->ap_fw = 0;
  583. break;
  584. }
  585. cond_resched();
  586. udelay(1);
  587. } while (--loops);
  588. return loops ? 0 : -ETIMEDOUT;
  589. }
  590. /* DMA header used by firmware and hardware. */
  591. struct mwl8k_dma_data {
  592. __le16 fwlen;
  593. struct ieee80211_hdr wh;
  594. char data[0];
  595. } __packed;
  596. /* Routines to add/remove DMA header from skb. */
  597. static inline void mwl8k_remove_dma_header(struct sk_buff *skb, __le16 qos)
  598. {
  599. struct mwl8k_dma_data *tr;
  600. int hdrlen;
  601. tr = (struct mwl8k_dma_data *)skb->data;
  602. hdrlen = ieee80211_hdrlen(tr->wh.frame_control);
  603. if (hdrlen != sizeof(tr->wh)) {
  604. if (ieee80211_is_data_qos(tr->wh.frame_control)) {
  605. memmove(tr->data - hdrlen, &tr->wh, hdrlen - 2);
  606. *((__le16 *)(tr->data - 2)) = qos;
  607. } else {
  608. memmove(tr->data - hdrlen, &tr->wh, hdrlen);
  609. }
  610. }
  611. if (hdrlen != sizeof(*tr))
  612. skb_pull(skb, sizeof(*tr) - hdrlen);
  613. }
  614. static void
  615. mwl8k_add_dma_header(struct sk_buff *skb, int tail_pad)
  616. {
  617. struct ieee80211_hdr *wh;
  618. int hdrlen;
  619. int reqd_hdrlen;
  620. struct mwl8k_dma_data *tr;
  621. /*
  622. * Add a firmware DMA header; the firmware requires that we
  623. * present a 2-byte payload length followed by a 4-address
  624. * header (without QoS field), followed (optionally) by any
  625. * WEP/ExtIV header (but only filled in for CCMP).
  626. */
  627. wh = (struct ieee80211_hdr *)skb->data;
  628. hdrlen = ieee80211_hdrlen(wh->frame_control);
  629. reqd_hdrlen = sizeof(*tr);
  630. if (hdrlen != reqd_hdrlen)
  631. skb_push(skb, reqd_hdrlen - hdrlen);
  632. if (ieee80211_is_data_qos(wh->frame_control))
  633. hdrlen -= IEEE80211_QOS_CTL_LEN;
  634. tr = (struct mwl8k_dma_data *)skb->data;
  635. if (wh != &tr->wh)
  636. memmove(&tr->wh, wh, hdrlen);
  637. if (hdrlen != sizeof(tr->wh))
  638. memset(((void *)&tr->wh) + hdrlen, 0, sizeof(tr->wh) - hdrlen);
  639. /*
  640. * Firmware length is the length of the fully formed "802.11
  641. * payload". That is, everything except for the 802.11 header.
  642. * This includes all crypto material including the MIC.
  643. */
  644. tr->fwlen = cpu_to_le16(skb->len - sizeof(*tr) + tail_pad);
  645. }
  646. static void mwl8k_encapsulate_tx_frame(struct sk_buff *skb)
  647. {
  648. struct ieee80211_hdr *wh;
  649. struct ieee80211_tx_info *tx_info;
  650. struct ieee80211_key_conf *key_conf;
  651. int data_pad;
  652. wh = (struct ieee80211_hdr *)skb->data;
  653. tx_info = IEEE80211_SKB_CB(skb);
  654. key_conf = NULL;
  655. if (ieee80211_is_data(wh->frame_control))
  656. key_conf = tx_info->control.hw_key;
  657. /*
  658. * Make sure the packet header is in the DMA header format (4-address
  659. * without QoS), the necessary crypto padding between the header and the
  660. * payload has already been provided by mac80211, but it doesn't add tail
  661. * padding when HW crypto is enabled.
  662. *
  663. * We have the following trailer padding requirements:
  664. * - WEP: 4 trailer bytes (ICV)
  665. * - TKIP: 12 trailer bytes (8 MIC + 4 ICV)
  666. * - CCMP: 8 trailer bytes (MIC)
  667. */
  668. data_pad = 0;
  669. if (key_conf != NULL) {
  670. switch (key_conf->cipher) {
  671. case WLAN_CIPHER_SUITE_WEP40:
  672. case WLAN_CIPHER_SUITE_WEP104:
  673. data_pad = 4;
  674. break;
  675. case WLAN_CIPHER_SUITE_TKIP:
  676. data_pad = 12;
  677. break;
  678. case WLAN_CIPHER_SUITE_CCMP:
  679. data_pad = 8;
  680. break;
  681. }
  682. }
  683. mwl8k_add_dma_header(skb, data_pad);
  684. }
  685. /*
  686. * Packet reception for 88w8366 AP firmware.
  687. */
  688. struct mwl8k_rxd_8366_ap {
  689. __le16 pkt_len;
  690. __u8 sq2;
  691. __u8 rate;
  692. __le32 pkt_phys_addr;
  693. __le32 next_rxd_phys_addr;
  694. __le16 qos_control;
  695. __le16 htsig2;
  696. __le32 hw_rssi_info;
  697. __le32 hw_noise_floor_info;
  698. __u8 noise_floor;
  699. __u8 pad0[3];
  700. __u8 rssi;
  701. __u8 rx_status;
  702. __u8 channel;
  703. __u8 rx_ctrl;
  704. } __packed;
  705. #define MWL8K_8366_AP_RATE_INFO_MCS_FORMAT 0x80
  706. #define MWL8K_8366_AP_RATE_INFO_40MHZ 0x40
  707. #define MWL8K_8366_AP_RATE_INFO_RATEID(x) ((x) & 0x3f)
  708. #define MWL8K_8366_AP_RX_CTRL_OWNED_BY_HOST 0x80
  709. static void mwl8k_rxd_8366_ap_init(void *_rxd, dma_addr_t next_dma_addr)
  710. {
  711. struct mwl8k_rxd_8366_ap *rxd = _rxd;
  712. rxd->next_rxd_phys_addr = cpu_to_le32(next_dma_addr);
  713. rxd->rx_ctrl = MWL8K_8366_AP_RX_CTRL_OWNED_BY_HOST;
  714. }
  715. static void mwl8k_rxd_8366_ap_refill(void *_rxd, dma_addr_t addr, int len)
  716. {
  717. struct mwl8k_rxd_8366_ap *rxd = _rxd;
  718. rxd->pkt_len = cpu_to_le16(len);
  719. rxd->pkt_phys_addr = cpu_to_le32(addr);
  720. wmb();
  721. rxd->rx_ctrl = 0;
  722. }
  723. static int
  724. mwl8k_rxd_8366_ap_process(void *_rxd, struct ieee80211_rx_status *status,
  725. __le16 *qos, s8 *noise)
  726. {
  727. struct mwl8k_rxd_8366_ap *rxd = _rxd;
  728. if (!(rxd->rx_ctrl & MWL8K_8366_AP_RX_CTRL_OWNED_BY_HOST))
  729. return -1;
  730. rmb();
  731. memset(status, 0, sizeof(*status));
  732. status->signal = -rxd->rssi;
  733. *noise = -rxd->noise_floor;
  734. if (rxd->rate & MWL8K_8366_AP_RATE_INFO_MCS_FORMAT) {
  735. status->flag |= RX_FLAG_HT;
  736. if (rxd->rate & MWL8K_8366_AP_RATE_INFO_40MHZ)
  737. status->flag |= RX_FLAG_40MHZ;
  738. status->rate_idx = MWL8K_8366_AP_RATE_INFO_RATEID(rxd->rate);
  739. } else {
  740. int i;
  741. for (i = 0; i < ARRAY_SIZE(mwl8k_rates_24); i++) {
  742. if (mwl8k_rates_24[i].hw_value == rxd->rate) {
  743. status->rate_idx = i;
  744. break;
  745. }
  746. }
  747. }
  748. if (rxd->channel > 14) {
  749. status->band = IEEE80211_BAND_5GHZ;
  750. if (!(status->flag & RX_FLAG_HT))
  751. status->rate_idx -= 5;
  752. } else {
  753. status->band = IEEE80211_BAND_2GHZ;
  754. }
  755. status->freq = ieee80211_channel_to_frequency(rxd->channel);
  756. *qos = rxd->qos_control;
  757. return le16_to_cpu(rxd->pkt_len);
  758. }
  759. static struct rxd_ops rxd_8366_ap_ops = {
  760. .rxd_size = sizeof(struct mwl8k_rxd_8366_ap),
  761. .rxd_init = mwl8k_rxd_8366_ap_init,
  762. .rxd_refill = mwl8k_rxd_8366_ap_refill,
  763. .rxd_process = mwl8k_rxd_8366_ap_process,
  764. };
  765. /*
  766. * Packet reception for STA firmware.
  767. */
  768. struct mwl8k_rxd_sta {
  769. __le16 pkt_len;
  770. __u8 link_quality;
  771. __u8 noise_level;
  772. __le32 pkt_phys_addr;
  773. __le32 next_rxd_phys_addr;
  774. __le16 qos_control;
  775. __le16 rate_info;
  776. __le32 pad0[4];
  777. __u8 rssi;
  778. __u8 channel;
  779. __le16 pad1;
  780. __u8 rx_ctrl;
  781. __u8 rx_status;
  782. __u8 pad2[2];
  783. } __packed;
  784. #define MWL8K_STA_RATE_INFO_SHORTPRE 0x8000
  785. #define MWL8K_STA_RATE_INFO_ANTSELECT(x) (((x) >> 11) & 0x3)
  786. #define MWL8K_STA_RATE_INFO_RATEID(x) (((x) >> 3) & 0x3f)
  787. #define MWL8K_STA_RATE_INFO_40MHZ 0x0004
  788. #define MWL8K_STA_RATE_INFO_SHORTGI 0x0002
  789. #define MWL8K_STA_RATE_INFO_MCS_FORMAT 0x0001
  790. #define MWL8K_STA_RX_CTRL_OWNED_BY_HOST 0x02
  791. static void mwl8k_rxd_sta_init(void *_rxd, dma_addr_t next_dma_addr)
  792. {
  793. struct mwl8k_rxd_sta *rxd = _rxd;
  794. rxd->next_rxd_phys_addr = cpu_to_le32(next_dma_addr);
  795. rxd->rx_ctrl = MWL8K_STA_RX_CTRL_OWNED_BY_HOST;
  796. }
  797. static void mwl8k_rxd_sta_refill(void *_rxd, dma_addr_t addr, int len)
  798. {
  799. struct mwl8k_rxd_sta *rxd = _rxd;
  800. rxd->pkt_len = cpu_to_le16(len);
  801. rxd->pkt_phys_addr = cpu_to_le32(addr);
  802. wmb();
  803. rxd->rx_ctrl = 0;
  804. }
  805. static int
  806. mwl8k_rxd_sta_process(void *_rxd, struct ieee80211_rx_status *status,
  807. __le16 *qos, s8 *noise)
  808. {
  809. struct mwl8k_rxd_sta *rxd = _rxd;
  810. u16 rate_info;
  811. if (!(rxd->rx_ctrl & MWL8K_STA_RX_CTRL_OWNED_BY_HOST))
  812. return -1;
  813. rmb();
  814. rate_info = le16_to_cpu(rxd->rate_info);
  815. memset(status, 0, sizeof(*status));
  816. status->signal = -rxd->rssi;
  817. *noise = -rxd->noise_level;
  818. status->antenna = MWL8K_STA_RATE_INFO_ANTSELECT(rate_info);
  819. status->rate_idx = MWL8K_STA_RATE_INFO_RATEID(rate_info);
  820. if (rate_info & MWL8K_STA_RATE_INFO_SHORTPRE)
  821. status->flag |= RX_FLAG_SHORTPRE;
  822. if (rate_info & MWL8K_STA_RATE_INFO_40MHZ)
  823. status->flag |= RX_FLAG_40MHZ;
  824. if (rate_info & MWL8K_STA_RATE_INFO_SHORTGI)
  825. status->flag |= RX_FLAG_SHORT_GI;
  826. if (rate_info & MWL8K_STA_RATE_INFO_MCS_FORMAT)
  827. status->flag |= RX_FLAG_HT;
  828. if (rxd->channel > 14) {
  829. status->band = IEEE80211_BAND_5GHZ;
  830. if (!(status->flag & RX_FLAG_HT))
  831. status->rate_idx -= 5;
  832. } else {
  833. status->band = IEEE80211_BAND_2GHZ;
  834. }
  835. status->freq = ieee80211_channel_to_frequency(rxd->channel);
  836. *qos = rxd->qos_control;
  837. return le16_to_cpu(rxd->pkt_len);
  838. }
  839. static struct rxd_ops rxd_sta_ops = {
  840. .rxd_size = sizeof(struct mwl8k_rxd_sta),
  841. .rxd_init = mwl8k_rxd_sta_init,
  842. .rxd_refill = mwl8k_rxd_sta_refill,
  843. .rxd_process = mwl8k_rxd_sta_process,
  844. };
  845. #define MWL8K_RX_DESCS 256
  846. #define MWL8K_RX_MAXSZ 3800
  847. static int mwl8k_rxq_init(struct ieee80211_hw *hw, int index)
  848. {
  849. struct mwl8k_priv *priv = hw->priv;
  850. struct mwl8k_rx_queue *rxq = priv->rxq + index;
  851. int size;
  852. int i;
  853. rxq->rxd_count = 0;
  854. rxq->head = 0;
  855. rxq->tail = 0;
  856. size = MWL8K_RX_DESCS * priv->rxd_ops->rxd_size;
  857. rxq->rxd = pci_alloc_consistent(priv->pdev, size, &rxq->rxd_dma);
  858. if (rxq->rxd == NULL) {
  859. wiphy_err(hw->wiphy, "failed to alloc RX descriptors\n");
  860. return -ENOMEM;
  861. }
  862. memset(rxq->rxd, 0, size);
  863. rxq->buf = kmalloc(MWL8K_RX_DESCS * sizeof(*rxq->buf), GFP_KERNEL);
  864. if (rxq->buf == NULL) {
  865. wiphy_err(hw->wiphy, "failed to alloc RX skbuff list\n");
  866. pci_free_consistent(priv->pdev, size, rxq->rxd, rxq->rxd_dma);
  867. return -ENOMEM;
  868. }
  869. memset(rxq->buf, 0, MWL8K_RX_DESCS * sizeof(*rxq->buf));
  870. for (i = 0; i < MWL8K_RX_DESCS; i++) {
  871. int desc_size;
  872. void *rxd;
  873. int nexti;
  874. dma_addr_t next_dma_addr;
  875. desc_size = priv->rxd_ops->rxd_size;
  876. rxd = rxq->rxd + (i * priv->rxd_ops->rxd_size);
  877. nexti = i + 1;
  878. if (nexti == MWL8K_RX_DESCS)
  879. nexti = 0;
  880. next_dma_addr = rxq->rxd_dma + (nexti * desc_size);
  881. priv->rxd_ops->rxd_init(rxd, next_dma_addr);
  882. }
  883. return 0;
  884. }
  885. static int rxq_refill(struct ieee80211_hw *hw, int index, int limit)
  886. {
  887. struct mwl8k_priv *priv = hw->priv;
  888. struct mwl8k_rx_queue *rxq = priv->rxq + index;
  889. int refilled;
  890. refilled = 0;
  891. while (rxq->rxd_count < MWL8K_RX_DESCS && limit--) {
  892. struct sk_buff *skb;
  893. dma_addr_t addr;
  894. int rx;
  895. void *rxd;
  896. skb = dev_alloc_skb(MWL8K_RX_MAXSZ);
  897. if (skb == NULL)
  898. break;
  899. addr = pci_map_single(priv->pdev, skb->data,
  900. MWL8K_RX_MAXSZ, DMA_FROM_DEVICE);
  901. rxq->rxd_count++;
  902. rx = rxq->tail++;
  903. if (rxq->tail == MWL8K_RX_DESCS)
  904. rxq->tail = 0;
  905. rxq->buf[rx].skb = skb;
  906. dma_unmap_addr_set(&rxq->buf[rx], dma, addr);
  907. rxd = rxq->rxd + (rx * priv->rxd_ops->rxd_size);
  908. priv->rxd_ops->rxd_refill(rxd, addr, MWL8K_RX_MAXSZ);
  909. refilled++;
  910. }
  911. return refilled;
  912. }
  913. /* Must be called only when the card's reception is completely halted */
  914. static void mwl8k_rxq_deinit(struct ieee80211_hw *hw, int index)
  915. {
  916. struct mwl8k_priv *priv = hw->priv;
  917. struct mwl8k_rx_queue *rxq = priv->rxq + index;
  918. int i;
  919. for (i = 0; i < MWL8K_RX_DESCS; i++) {
  920. if (rxq->buf[i].skb != NULL) {
  921. pci_unmap_single(priv->pdev,
  922. dma_unmap_addr(&rxq->buf[i], dma),
  923. MWL8K_RX_MAXSZ, PCI_DMA_FROMDEVICE);
  924. dma_unmap_addr_set(&rxq->buf[i], dma, 0);
  925. kfree_skb(rxq->buf[i].skb);
  926. rxq->buf[i].skb = NULL;
  927. }
  928. }
  929. kfree(rxq->buf);
  930. rxq->buf = NULL;
  931. pci_free_consistent(priv->pdev,
  932. MWL8K_RX_DESCS * priv->rxd_ops->rxd_size,
  933. rxq->rxd, rxq->rxd_dma);
  934. rxq->rxd = NULL;
  935. }
  936. /*
  937. * Scan a list of BSSIDs to process for finalize join.
  938. * Allows for extension to process multiple BSSIDs.
  939. */
  940. static inline int
  941. mwl8k_capture_bssid(struct mwl8k_priv *priv, struct ieee80211_hdr *wh)
  942. {
  943. return priv->capture_beacon &&
  944. ieee80211_is_beacon(wh->frame_control) &&
  945. !compare_ether_addr(wh->addr3, priv->capture_bssid);
  946. }
  947. static inline void mwl8k_save_beacon(struct ieee80211_hw *hw,
  948. struct sk_buff *skb)
  949. {
  950. struct mwl8k_priv *priv = hw->priv;
  951. priv->capture_beacon = false;
  952. memset(priv->capture_bssid, 0, ETH_ALEN);
  953. /*
  954. * Use GFP_ATOMIC as rxq_process is called from
  955. * the primary interrupt handler, memory allocation call
  956. * must not sleep.
  957. */
  958. priv->beacon_skb = skb_copy(skb, GFP_ATOMIC);
  959. if (priv->beacon_skb != NULL)
  960. ieee80211_queue_work(hw, &priv->finalize_join_worker);
  961. }
  962. static int rxq_process(struct ieee80211_hw *hw, int index, int limit)
  963. {
  964. struct mwl8k_priv *priv = hw->priv;
  965. struct mwl8k_rx_queue *rxq = priv->rxq + index;
  966. int processed;
  967. processed = 0;
  968. while (rxq->rxd_count && limit--) {
  969. struct sk_buff *skb;
  970. void *rxd;
  971. int pkt_len;
  972. struct ieee80211_rx_status status;
  973. __le16 qos;
  974. skb = rxq->buf[rxq->head].skb;
  975. if (skb == NULL)
  976. break;
  977. rxd = rxq->rxd + (rxq->head * priv->rxd_ops->rxd_size);
  978. pkt_len = priv->rxd_ops->rxd_process(rxd, &status, &qos,
  979. &priv->noise);
  980. if (pkt_len < 0)
  981. break;
  982. rxq->buf[rxq->head].skb = NULL;
  983. pci_unmap_single(priv->pdev,
  984. dma_unmap_addr(&rxq->buf[rxq->head], dma),
  985. MWL8K_RX_MAXSZ, PCI_DMA_FROMDEVICE);
  986. dma_unmap_addr_set(&rxq->buf[rxq->head], dma, 0);
  987. rxq->head++;
  988. if (rxq->head == MWL8K_RX_DESCS)
  989. rxq->head = 0;
  990. rxq->rxd_count--;
  991. skb_put(skb, pkt_len);
  992. mwl8k_remove_dma_header(skb, qos);
  993. /*
  994. * Check for a pending join operation. Save a
  995. * copy of the beacon and schedule a tasklet to
  996. * send a FINALIZE_JOIN command to the firmware.
  997. */
  998. if (mwl8k_capture_bssid(priv, (void *)skb->data))
  999. mwl8k_save_beacon(hw, skb);
  1000. memcpy(IEEE80211_SKB_RXCB(skb), &status, sizeof(status));
  1001. ieee80211_rx_irqsafe(hw, skb);
  1002. processed++;
  1003. }
  1004. return processed;
  1005. }
  1006. /*
  1007. * Packet transmission.
  1008. */
  1009. #define MWL8K_TXD_STATUS_OK 0x00000001
  1010. #define MWL8K_TXD_STATUS_OK_RETRY 0x00000002
  1011. #define MWL8K_TXD_STATUS_OK_MORE_RETRY 0x00000004
  1012. #define MWL8K_TXD_STATUS_MULTICAST_TX 0x00000008
  1013. #define MWL8K_TXD_STATUS_FW_OWNED 0x80000000
  1014. #define MWL8K_QOS_QLEN_UNSPEC 0xff00
  1015. #define MWL8K_QOS_ACK_POLICY_MASK 0x0060
  1016. #define MWL8K_QOS_ACK_POLICY_NORMAL 0x0000
  1017. #define MWL8K_QOS_ACK_POLICY_BLOCKACK 0x0060
  1018. #define MWL8K_QOS_EOSP 0x0010
  1019. struct mwl8k_tx_desc {
  1020. __le32 status;
  1021. __u8 data_rate;
  1022. __u8 tx_priority;
  1023. __le16 qos_control;
  1024. __le32 pkt_phys_addr;
  1025. __le16 pkt_len;
  1026. __u8 dest_MAC_addr[ETH_ALEN];
  1027. __le32 next_txd_phys_addr;
  1028. __le32 reserved;
  1029. __le16 rate_info;
  1030. __u8 peer_id;
  1031. __u8 tx_frag_cnt;
  1032. } __packed;
  1033. #define MWL8K_TX_DESCS 128
  1034. static int mwl8k_txq_init(struct ieee80211_hw *hw, int index)
  1035. {
  1036. struct mwl8k_priv *priv = hw->priv;
  1037. struct mwl8k_tx_queue *txq = priv->txq + index;
  1038. int size;
  1039. int i;
  1040. txq->len = 0;
  1041. txq->head = 0;
  1042. txq->tail = 0;
  1043. size = MWL8K_TX_DESCS * sizeof(struct mwl8k_tx_desc);
  1044. txq->txd = pci_alloc_consistent(priv->pdev, size, &txq->txd_dma);
  1045. if (txq->txd == NULL) {
  1046. wiphy_err(hw->wiphy, "failed to alloc TX descriptors\n");
  1047. return -ENOMEM;
  1048. }
  1049. memset(txq->txd, 0, size);
  1050. txq->skb = kmalloc(MWL8K_TX_DESCS * sizeof(*txq->skb), GFP_KERNEL);
  1051. if (txq->skb == NULL) {
  1052. wiphy_err(hw->wiphy, "failed to alloc TX skbuff list\n");
  1053. pci_free_consistent(priv->pdev, size, txq->txd, txq->txd_dma);
  1054. return -ENOMEM;
  1055. }
  1056. memset(txq->skb, 0, MWL8K_TX_DESCS * sizeof(*txq->skb));
  1057. for (i = 0; i < MWL8K_TX_DESCS; i++) {
  1058. struct mwl8k_tx_desc *tx_desc;
  1059. int nexti;
  1060. tx_desc = txq->txd + i;
  1061. nexti = (i + 1) % MWL8K_TX_DESCS;
  1062. tx_desc->status = 0;
  1063. tx_desc->next_txd_phys_addr =
  1064. cpu_to_le32(txq->txd_dma + nexti * sizeof(*tx_desc));
  1065. }
  1066. return 0;
  1067. }
  1068. static inline void mwl8k_tx_start(struct mwl8k_priv *priv)
  1069. {
  1070. iowrite32(MWL8K_H2A_INT_PPA_READY,
  1071. priv->regs + MWL8K_HIU_H2A_INTERRUPT_EVENTS);
  1072. iowrite32(MWL8K_H2A_INT_DUMMY,
  1073. priv->regs + MWL8K_HIU_H2A_INTERRUPT_EVENTS);
  1074. ioread32(priv->regs + MWL8K_HIU_INT_CODE);
  1075. }
  1076. static void mwl8k_dump_tx_rings(struct ieee80211_hw *hw)
  1077. {
  1078. struct mwl8k_priv *priv = hw->priv;
  1079. int i;
  1080. for (i = 0; i < MWL8K_TX_QUEUES; i++) {
  1081. struct mwl8k_tx_queue *txq = priv->txq + i;
  1082. int fw_owned = 0;
  1083. int drv_owned = 0;
  1084. int unused = 0;
  1085. int desc;
  1086. for (desc = 0; desc < MWL8K_TX_DESCS; desc++) {
  1087. struct mwl8k_tx_desc *tx_desc = txq->txd + desc;
  1088. u32 status;
  1089. status = le32_to_cpu(tx_desc->status);
  1090. if (status & MWL8K_TXD_STATUS_FW_OWNED)
  1091. fw_owned++;
  1092. else
  1093. drv_owned++;
  1094. if (tx_desc->pkt_len == 0)
  1095. unused++;
  1096. }
  1097. wiphy_err(hw->wiphy,
  1098. "txq[%d] len=%d head=%d tail=%d "
  1099. "fw_owned=%d drv_owned=%d unused=%d\n",
  1100. i,
  1101. txq->len, txq->head, txq->tail,
  1102. fw_owned, drv_owned, unused);
  1103. }
  1104. }
  1105. /*
  1106. * Must be called with priv->fw_mutex held and tx queues stopped.
  1107. */
  1108. #define MWL8K_TX_WAIT_TIMEOUT_MS 5000
  1109. static int mwl8k_tx_wait_empty(struct ieee80211_hw *hw)
  1110. {
  1111. struct mwl8k_priv *priv = hw->priv;
  1112. DECLARE_COMPLETION_ONSTACK(tx_wait);
  1113. int retry;
  1114. int rc;
  1115. might_sleep();
  1116. /*
  1117. * The TX queues are stopped at this point, so this test
  1118. * doesn't need to take ->tx_lock.
  1119. */
  1120. if (!priv->pending_tx_pkts)
  1121. return 0;
  1122. retry = 0;
  1123. rc = 0;
  1124. spin_lock_bh(&priv->tx_lock);
  1125. priv->tx_wait = &tx_wait;
  1126. while (!rc) {
  1127. int oldcount;
  1128. unsigned long timeout;
  1129. oldcount = priv->pending_tx_pkts;
  1130. spin_unlock_bh(&priv->tx_lock);
  1131. timeout = wait_for_completion_timeout(&tx_wait,
  1132. msecs_to_jiffies(MWL8K_TX_WAIT_TIMEOUT_MS));
  1133. spin_lock_bh(&priv->tx_lock);
  1134. if (timeout) {
  1135. WARN_ON(priv->pending_tx_pkts);
  1136. if (retry) {
  1137. wiphy_notice(hw->wiphy, "tx rings drained\n");
  1138. }
  1139. break;
  1140. }
  1141. if (priv->pending_tx_pkts < oldcount) {
  1142. wiphy_notice(hw->wiphy,
  1143. "waiting for tx rings to drain (%d -> %d pkts)\n",
  1144. oldcount, priv->pending_tx_pkts);
  1145. retry = 1;
  1146. continue;
  1147. }
  1148. priv->tx_wait = NULL;
  1149. wiphy_err(hw->wiphy, "tx rings stuck for %d ms\n",
  1150. MWL8K_TX_WAIT_TIMEOUT_MS);
  1151. mwl8k_dump_tx_rings(hw);
  1152. rc = -ETIMEDOUT;
  1153. }
  1154. spin_unlock_bh(&priv->tx_lock);
  1155. return rc;
  1156. }
  1157. #define MWL8K_TXD_SUCCESS(status) \
  1158. ((status) & (MWL8K_TXD_STATUS_OK | \
  1159. MWL8K_TXD_STATUS_OK_RETRY | \
  1160. MWL8K_TXD_STATUS_OK_MORE_RETRY))
  1161. static int
  1162. mwl8k_txq_reclaim(struct ieee80211_hw *hw, int index, int limit, int force)
  1163. {
  1164. struct mwl8k_priv *priv = hw->priv;
  1165. struct mwl8k_tx_queue *txq = priv->txq + index;
  1166. int processed;
  1167. processed = 0;
  1168. while (txq->len > 0 && limit--) {
  1169. int tx;
  1170. struct mwl8k_tx_desc *tx_desc;
  1171. unsigned long addr;
  1172. int size;
  1173. struct sk_buff *skb;
  1174. struct ieee80211_tx_info *info;
  1175. u32 status;
  1176. tx = txq->head;
  1177. tx_desc = txq->txd + tx;
  1178. status = le32_to_cpu(tx_desc->status);
  1179. if (status & MWL8K_TXD_STATUS_FW_OWNED) {
  1180. if (!force)
  1181. break;
  1182. tx_desc->status &=
  1183. ~cpu_to_le32(MWL8K_TXD_STATUS_FW_OWNED);
  1184. }
  1185. txq->head = (tx + 1) % MWL8K_TX_DESCS;
  1186. BUG_ON(txq->len == 0);
  1187. txq->len--;
  1188. priv->pending_tx_pkts--;
  1189. addr = le32_to_cpu(tx_desc->pkt_phys_addr);
  1190. size = le16_to_cpu(tx_desc->pkt_len);
  1191. skb = txq->skb[tx];
  1192. txq->skb[tx] = NULL;
  1193. BUG_ON(skb == NULL);
  1194. pci_unmap_single(priv->pdev, addr, size, PCI_DMA_TODEVICE);
  1195. mwl8k_remove_dma_header(skb, tx_desc->qos_control);
  1196. /* Mark descriptor as unused */
  1197. tx_desc->pkt_phys_addr = 0;
  1198. tx_desc->pkt_len = 0;
  1199. info = IEEE80211_SKB_CB(skb);
  1200. ieee80211_tx_info_clear_status(info);
  1201. if (MWL8K_TXD_SUCCESS(status))
  1202. info->flags |= IEEE80211_TX_STAT_ACK;
  1203. ieee80211_tx_status_irqsafe(hw, skb);
  1204. processed++;
  1205. }
  1206. if (processed && priv->radio_on && !mutex_is_locked(&priv->fw_mutex))
  1207. ieee80211_wake_queue(hw, index);
  1208. return processed;
  1209. }
  1210. /* must be called only when the card's transmit is completely halted */
  1211. static void mwl8k_txq_deinit(struct ieee80211_hw *hw, int index)
  1212. {
  1213. struct mwl8k_priv *priv = hw->priv;
  1214. struct mwl8k_tx_queue *txq = priv->txq + index;
  1215. mwl8k_txq_reclaim(hw, index, INT_MAX, 1);
  1216. kfree(txq->skb);
  1217. txq->skb = NULL;
  1218. pci_free_consistent(priv->pdev,
  1219. MWL8K_TX_DESCS * sizeof(struct mwl8k_tx_desc),
  1220. txq->txd, txq->txd_dma);
  1221. txq->txd = NULL;
  1222. }
  1223. static int
  1224. mwl8k_txq_xmit(struct ieee80211_hw *hw, int index, struct sk_buff *skb)
  1225. {
  1226. struct mwl8k_priv *priv = hw->priv;
  1227. struct ieee80211_tx_info *tx_info;
  1228. struct mwl8k_vif *mwl8k_vif;
  1229. struct ieee80211_hdr *wh;
  1230. struct mwl8k_tx_queue *txq;
  1231. struct mwl8k_tx_desc *tx;
  1232. dma_addr_t dma;
  1233. u32 txstatus;
  1234. u8 txdatarate;
  1235. u16 qos;
  1236. wh = (struct ieee80211_hdr *)skb->data;
  1237. if (ieee80211_is_data_qos(wh->frame_control))
  1238. qos = le16_to_cpu(*((__le16 *)ieee80211_get_qos_ctl(wh)));
  1239. else
  1240. qos = 0;
  1241. mwl8k_encapsulate_tx_frame(skb);
  1242. wh = &((struct mwl8k_dma_data *)skb->data)->wh;
  1243. tx_info = IEEE80211_SKB_CB(skb);
  1244. mwl8k_vif = MWL8K_VIF(tx_info->control.vif);
  1245. if (tx_info->flags & IEEE80211_TX_CTL_ASSIGN_SEQ) {
  1246. wh->seq_ctrl &= cpu_to_le16(IEEE80211_SCTL_FRAG);
  1247. wh->seq_ctrl |= cpu_to_le16(mwl8k_vif->seqno);
  1248. mwl8k_vif->seqno += 0x10;
  1249. }
  1250. /* Setup firmware control bit fields for each frame type. */
  1251. txstatus = 0;
  1252. txdatarate = 0;
  1253. if (ieee80211_is_mgmt(wh->frame_control) ||
  1254. ieee80211_is_ctl(wh->frame_control)) {
  1255. txdatarate = 0;
  1256. qos |= MWL8K_QOS_QLEN_UNSPEC | MWL8K_QOS_EOSP;
  1257. } else if (ieee80211_is_data(wh->frame_control)) {
  1258. txdatarate = 1;
  1259. if (is_multicast_ether_addr(wh->addr1))
  1260. txstatus |= MWL8K_TXD_STATUS_MULTICAST_TX;
  1261. qos &= ~MWL8K_QOS_ACK_POLICY_MASK;
  1262. if (tx_info->flags & IEEE80211_TX_CTL_AMPDU)
  1263. qos |= MWL8K_QOS_ACK_POLICY_BLOCKACK;
  1264. else
  1265. qos |= MWL8K_QOS_ACK_POLICY_NORMAL;
  1266. }
  1267. dma = pci_map_single(priv->pdev, skb->data,
  1268. skb->len, PCI_DMA_TODEVICE);
  1269. if (pci_dma_mapping_error(priv->pdev, dma)) {
  1270. wiphy_debug(hw->wiphy,
  1271. "failed to dma map skb, dropping TX frame.\n");
  1272. dev_kfree_skb(skb);
  1273. return NETDEV_TX_OK;
  1274. }
  1275. spin_lock_bh(&priv->tx_lock);
  1276. txq = priv->txq + index;
  1277. BUG_ON(txq->skb[txq->tail] != NULL);
  1278. txq->skb[txq->tail] = skb;
  1279. tx = txq->txd + txq->tail;
  1280. tx->data_rate = txdatarate;
  1281. tx->tx_priority = index;
  1282. tx->qos_control = cpu_to_le16(qos);
  1283. tx->pkt_phys_addr = cpu_to_le32(dma);
  1284. tx->pkt_len = cpu_to_le16(skb->len);
  1285. tx->rate_info = 0;
  1286. if (!priv->ap_fw && tx_info->control.sta != NULL)
  1287. tx->peer_id = MWL8K_STA(tx_info->control.sta)->peer_id;
  1288. else
  1289. tx->peer_id = 0;
  1290. wmb();
  1291. tx->status = cpu_to_le32(MWL8K_TXD_STATUS_FW_OWNED | txstatus);
  1292. txq->len++;
  1293. priv->pending_tx_pkts++;
  1294. txq->tail++;
  1295. if (txq->tail == MWL8K_TX_DESCS)
  1296. txq->tail = 0;
  1297. if (txq->head == txq->tail)
  1298. ieee80211_stop_queue(hw, index);
  1299. mwl8k_tx_start(priv);
  1300. spin_unlock_bh(&priv->tx_lock);
  1301. return NETDEV_TX_OK;
  1302. }
  1303. /*
  1304. * Firmware access.
  1305. *
  1306. * We have the following requirements for issuing firmware commands:
  1307. * - Some commands require that the packet transmit path is idle when
  1308. * the command is issued. (For simplicity, we'll just quiesce the
  1309. * transmit path for every command.)
  1310. * - There are certain sequences of commands that need to be issued to
  1311. * the hardware sequentially, with no other intervening commands.
  1312. *
  1313. * This leads to an implementation of a "firmware lock" as a mutex that
  1314. * can be taken recursively, and which is taken by both the low-level
  1315. * command submission function (mwl8k_post_cmd) as well as any users of
  1316. * that function that require issuing of an atomic sequence of commands,
  1317. * and quiesces the transmit path whenever it's taken.
  1318. */
  1319. static int mwl8k_fw_lock(struct ieee80211_hw *hw)
  1320. {
  1321. struct mwl8k_priv *priv = hw->priv;
  1322. if (priv->fw_mutex_owner != current) {
  1323. int rc;
  1324. mutex_lock(&priv->fw_mutex);
  1325. ieee80211_stop_queues(hw);
  1326. rc = mwl8k_tx_wait_empty(hw);
  1327. if (rc) {
  1328. ieee80211_wake_queues(hw);
  1329. mutex_unlock(&priv->fw_mutex);
  1330. return rc;
  1331. }
  1332. priv->fw_mutex_owner = current;
  1333. }
  1334. priv->fw_mutex_depth++;
  1335. return 0;
  1336. }
  1337. static void mwl8k_fw_unlock(struct ieee80211_hw *hw)
  1338. {
  1339. struct mwl8k_priv *priv = hw->priv;
  1340. if (!--priv->fw_mutex_depth) {
  1341. ieee80211_wake_queues(hw);
  1342. priv->fw_mutex_owner = NULL;
  1343. mutex_unlock(&priv->fw_mutex);
  1344. }
  1345. }
  1346. /*
  1347. * Command processing.
  1348. */
  1349. /* Timeout firmware commands after 10s */
  1350. #define MWL8K_CMD_TIMEOUT_MS 10000
  1351. static int mwl8k_post_cmd(struct ieee80211_hw *hw, struct mwl8k_cmd_pkt *cmd)
  1352. {
  1353. DECLARE_COMPLETION_ONSTACK(cmd_wait);
  1354. struct mwl8k_priv *priv = hw->priv;
  1355. void __iomem *regs = priv->regs;
  1356. dma_addr_t dma_addr;
  1357. unsigned int dma_size;
  1358. int rc;
  1359. unsigned long timeout = 0;
  1360. u8 buf[32];
  1361. cmd->result = (__force __le16) 0xffff;
  1362. dma_size = le16_to_cpu(cmd->length);
  1363. dma_addr = pci_map_single(priv->pdev, cmd, dma_size,
  1364. PCI_DMA_BIDIRECTIONAL);
  1365. if (pci_dma_mapping_error(priv->pdev, dma_addr))
  1366. return -ENOMEM;
  1367. rc = mwl8k_fw_lock(hw);
  1368. if (rc) {
  1369. pci_unmap_single(priv->pdev, dma_addr, dma_size,
  1370. PCI_DMA_BIDIRECTIONAL);
  1371. return rc;
  1372. }
  1373. priv->hostcmd_wait = &cmd_wait;
  1374. iowrite32(dma_addr, regs + MWL8K_HIU_GEN_PTR);
  1375. iowrite32(MWL8K_H2A_INT_DOORBELL,
  1376. regs + MWL8K_HIU_H2A_INTERRUPT_EVENTS);
  1377. iowrite32(MWL8K_H2A_INT_DUMMY,
  1378. regs + MWL8K_HIU_H2A_INTERRUPT_EVENTS);
  1379. timeout = wait_for_completion_timeout(&cmd_wait,
  1380. msecs_to_jiffies(MWL8K_CMD_TIMEOUT_MS));
  1381. priv->hostcmd_wait = NULL;
  1382. mwl8k_fw_unlock(hw);
  1383. pci_unmap_single(priv->pdev, dma_addr, dma_size,
  1384. PCI_DMA_BIDIRECTIONAL);
  1385. if (!timeout) {
  1386. wiphy_err(hw->wiphy, "Command %s timeout after %u ms\n",
  1387. mwl8k_cmd_name(cmd->code, buf, sizeof(buf)),
  1388. MWL8K_CMD_TIMEOUT_MS);
  1389. rc = -ETIMEDOUT;
  1390. } else {
  1391. int ms;
  1392. ms = MWL8K_CMD_TIMEOUT_MS - jiffies_to_msecs(timeout);
  1393. rc = cmd->result ? -EINVAL : 0;
  1394. if (rc)
  1395. wiphy_err(hw->wiphy, "Command %s error 0x%x\n",
  1396. mwl8k_cmd_name(cmd->code, buf, sizeof(buf)),
  1397. le16_to_cpu(cmd->result));
  1398. else if (ms > 2000)
  1399. wiphy_notice(hw->wiphy, "Command %s took %d ms\n",
  1400. mwl8k_cmd_name(cmd->code,
  1401. buf, sizeof(buf)),
  1402. ms);
  1403. }
  1404. return rc;
  1405. }
  1406. static int mwl8k_post_pervif_cmd(struct ieee80211_hw *hw,
  1407. struct ieee80211_vif *vif,
  1408. struct mwl8k_cmd_pkt *cmd)
  1409. {
  1410. if (vif != NULL)
  1411. cmd->macid = MWL8K_VIF(vif)->macid;
  1412. return mwl8k_post_cmd(hw, cmd);
  1413. }
  1414. /*
  1415. * Setup code shared between STA and AP firmware images.
  1416. */
  1417. static void mwl8k_setup_2ghz_band(struct ieee80211_hw *hw)
  1418. {
  1419. struct mwl8k_priv *priv = hw->priv;
  1420. BUILD_BUG_ON(sizeof(priv->channels_24) != sizeof(mwl8k_channels_24));
  1421. memcpy(priv->channels_24, mwl8k_channels_24, sizeof(mwl8k_channels_24));
  1422. BUILD_BUG_ON(sizeof(priv->rates_24) != sizeof(mwl8k_rates_24));
  1423. memcpy(priv->rates_24, mwl8k_rates_24, sizeof(mwl8k_rates_24));
  1424. priv->band_24.band = IEEE80211_BAND_2GHZ;
  1425. priv->band_24.channels = priv->channels_24;
  1426. priv->band_24.n_channels = ARRAY_SIZE(mwl8k_channels_24);
  1427. priv->band_24.bitrates = priv->rates_24;
  1428. priv->band_24.n_bitrates = ARRAY_SIZE(mwl8k_rates_24);
  1429. hw->wiphy->bands[IEEE80211_BAND_2GHZ] = &priv->band_24;
  1430. }
  1431. static void mwl8k_setup_5ghz_band(struct ieee80211_hw *hw)
  1432. {
  1433. struct mwl8k_priv *priv = hw->priv;
  1434. BUILD_BUG_ON(sizeof(priv->channels_50) != sizeof(mwl8k_channels_50));
  1435. memcpy(priv->channels_50, mwl8k_channels_50, sizeof(mwl8k_channels_50));
  1436. BUILD_BUG_ON(sizeof(priv->rates_50) != sizeof(mwl8k_rates_50));
  1437. memcpy(priv->rates_50, mwl8k_rates_50, sizeof(mwl8k_rates_50));
  1438. priv->band_50.band = IEEE80211_BAND_5GHZ;
  1439. priv->band_50.channels = priv->channels_50;
  1440. priv->band_50.n_channels = ARRAY_SIZE(mwl8k_channels_50);
  1441. priv->band_50.bitrates = priv->rates_50;
  1442. priv->band_50.n_bitrates = ARRAY_SIZE(mwl8k_rates_50);
  1443. hw->wiphy->bands[IEEE80211_BAND_5GHZ] = &priv->band_50;
  1444. }
  1445. /*
  1446. * CMD_GET_HW_SPEC (STA version).
  1447. */
  1448. struct mwl8k_cmd_get_hw_spec_sta {
  1449. struct mwl8k_cmd_pkt header;
  1450. __u8 hw_rev;
  1451. __u8 host_interface;
  1452. __le16 num_mcaddrs;
  1453. __u8 perm_addr[ETH_ALEN];
  1454. __le16 region_code;
  1455. __le32 fw_rev;
  1456. __le32 ps_cookie;
  1457. __le32 caps;
  1458. __u8 mcs_bitmap[16];
  1459. __le32 rx_queue_ptr;
  1460. __le32 num_tx_queues;
  1461. __le32 tx_queue_ptrs[MWL8K_TX_QUEUES];
  1462. __le32 caps2;
  1463. __le32 num_tx_desc_per_queue;
  1464. __le32 total_rxd;
  1465. } __packed;
  1466. #define MWL8K_CAP_MAX_AMSDU 0x20000000
  1467. #define MWL8K_CAP_GREENFIELD 0x08000000
  1468. #define MWL8K_CAP_AMPDU 0x04000000
  1469. #define MWL8K_CAP_RX_STBC 0x01000000
  1470. #define MWL8K_CAP_TX_STBC 0x00800000
  1471. #define MWL8K_CAP_SHORTGI_40MHZ 0x00400000
  1472. #define MWL8K_CAP_SHORTGI_20MHZ 0x00200000
  1473. #define MWL8K_CAP_RX_ANTENNA_MASK 0x000e0000
  1474. #define MWL8K_CAP_TX_ANTENNA_MASK 0x0001c000
  1475. #define MWL8K_CAP_DELAY_BA 0x00003000
  1476. #define MWL8K_CAP_MIMO 0x00000200
  1477. #define MWL8K_CAP_40MHZ 0x00000100
  1478. #define MWL8K_CAP_BAND_MASK 0x00000007
  1479. #define MWL8K_CAP_5GHZ 0x00000004
  1480. #define MWL8K_CAP_2GHZ4 0x00000001
  1481. static void
  1482. mwl8k_set_ht_caps(struct ieee80211_hw *hw,
  1483. struct ieee80211_supported_band *band, u32 cap)
  1484. {
  1485. int rx_streams;
  1486. int tx_streams;
  1487. band->ht_cap.ht_supported = 1;
  1488. if (cap & MWL8K_CAP_MAX_AMSDU)
  1489. band->ht_cap.cap |= IEEE80211_HT_CAP_MAX_AMSDU;
  1490. if (cap & MWL8K_CAP_GREENFIELD)
  1491. band->ht_cap.cap |= IEEE80211_HT_CAP_GRN_FLD;
  1492. if (cap & MWL8K_CAP_AMPDU) {
  1493. hw->flags |= IEEE80211_HW_AMPDU_AGGREGATION;
  1494. band->ht_cap.ampdu_factor = IEEE80211_HT_MAX_AMPDU_64K;
  1495. band->ht_cap.ampdu_density = IEEE80211_HT_MPDU_DENSITY_NONE;
  1496. }
  1497. if (cap & MWL8K_CAP_RX_STBC)
  1498. band->ht_cap.cap |= IEEE80211_HT_CAP_RX_STBC;
  1499. if (cap & MWL8K_CAP_TX_STBC)
  1500. band->ht_cap.cap |= IEEE80211_HT_CAP_TX_STBC;
  1501. if (cap & MWL8K_CAP_SHORTGI_40MHZ)
  1502. band->ht_cap.cap |= IEEE80211_HT_CAP_SGI_40;
  1503. if (cap & MWL8K_CAP_SHORTGI_20MHZ)
  1504. band->ht_cap.cap |= IEEE80211_HT_CAP_SGI_20;
  1505. if (cap & MWL8K_CAP_DELAY_BA)
  1506. band->ht_cap.cap |= IEEE80211_HT_CAP_DELAY_BA;
  1507. if (cap & MWL8K_CAP_40MHZ)
  1508. band->ht_cap.cap |= IEEE80211_HT_CAP_SUP_WIDTH_20_40;
  1509. rx_streams = hweight32(cap & MWL8K_CAP_RX_ANTENNA_MASK);
  1510. tx_streams = hweight32(cap & MWL8K_CAP_TX_ANTENNA_MASK);
  1511. band->ht_cap.mcs.rx_mask[0] = 0xff;
  1512. if (rx_streams >= 2)
  1513. band->ht_cap.mcs.rx_mask[1] = 0xff;
  1514. if (rx_streams >= 3)
  1515. band->ht_cap.mcs.rx_mask[2] = 0xff;
  1516. band->ht_cap.mcs.rx_mask[4] = 0x01;
  1517. band->ht_cap.mcs.tx_params = IEEE80211_HT_MCS_TX_DEFINED;
  1518. if (rx_streams != tx_streams) {
  1519. band->ht_cap.mcs.tx_params |= IEEE80211_HT_MCS_TX_RX_DIFF;
  1520. band->ht_cap.mcs.tx_params |= (tx_streams - 1) <<
  1521. IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT;
  1522. }
  1523. }
  1524. static void
  1525. mwl8k_set_caps(struct ieee80211_hw *hw, u32 caps)
  1526. {
  1527. struct mwl8k_priv *priv = hw->priv;
  1528. if ((caps & MWL8K_CAP_2GHZ4) || !(caps & MWL8K_CAP_BAND_MASK)) {
  1529. mwl8k_setup_2ghz_band(hw);
  1530. if (caps & MWL8K_CAP_MIMO)
  1531. mwl8k_set_ht_caps(hw, &priv->band_24, caps);
  1532. }
  1533. if (caps & MWL8K_CAP_5GHZ) {
  1534. mwl8k_setup_5ghz_band(hw);
  1535. if (caps & MWL8K_CAP_MIMO)
  1536. mwl8k_set_ht_caps(hw, &priv->band_50, caps);
  1537. }
  1538. }
  1539. static int mwl8k_cmd_get_hw_spec_sta(struct ieee80211_hw *hw)
  1540. {
  1541. struct mwl8k_priv *priv = hw->priv;
  1542. struct mwl8k_cmd_get_hw_spec_sta *cmd;
  1543. int rc;
  1544. int i;
  1545. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  1546. if (cmd == NULL)
  1547. return -ENOMEM;
  1548. cmd->header.code = cpu_to_le16(MWL8K_CMD_GET_HW_SPEC);
  1549. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  1550. memset(cmd->perm_addr, 0xff, sizeof(cmd->perm_addr));
  1551. cmd->ps_cookie = cpu_to_le32(priv->cookie_dma);
  1552. cmd->rx_queue_ptr = cpu_to_le32(priv->rxq[0].rxd_dma);
  1553. cmd->num_tx_queues = cpu_to_le32(MWL8K_TX_QUEUES);
  1554. for (i = 0; i < MWL8K_TX_QUEUES; i++)
  1555. cmd->tx_queue_ptrs[i] = cpu_to_le32(priv->txq[i].txd_dma);
  1556. cmd->num_tx_desc_per_queue = cpu_to_le32(MWL8K_TX_DESCS);
  1557. cmd->total_rxd = cpu_to_le32(MWL8K_RX_DESCS);
  1558. rc = mwl8k_post_cmd(hw, &cmd->header);
  1559. if (!rc) {
  1560. SET_IEEE80211_PERM_ADDR(hw, cmd->perm_addr);
  1561. priv->num_mcaddrs = le16_to_cpu(cmd->num_mcaddrs);
  1562. priv->fw_rev = le32_to_cpu(cmd->fw_rev);
  1563. priv->hw_rev = cmd->hw_rev;
  1564. mwl8k_set_caps(hw, le32_to_cpu(cmd->caps));
  1565. priv->ap_macids_supported = 0x00000000;
  1566. priv->sta_macids_supported = 0x00000001;
  1567. }
  1568. kfree(cmd);
  1569. return rc;
  1570. }
  1571. /*
  1572. * CMD_GET_HW_SPEC (AP version).
  1573. */
  1574. struct mwl8k_cmd_get_hw_spec_ap {
  1575. struct mwl8k_cmd_pkt header;
  1576. __u8 hw_rev;
  1577. __u8 host_interface;
  1578. __le16 num_wcb;
  1579. __le16 num_mcaddrs;
  1580. __u8 perm_addr[ETH_ALEN];
  1581. __le16 region_code;
  1582. __le16 num_antenna;
  1583. __le32 fw_rev;
  1584. __le32 wcbbase0;
  1585. __le32 rxwrptr;
  1586. __le32 rxrdptr;
  1587. __le32 ps_cookie;
  1588. __le32 wcbbase1;
  1589. __le32 wcbbase2;
  1590. __le32 wcbbase3;
  1591. __le32 fw_api_version;
  1592. } __packed;
  1593. static int mwl8k_cmd_get_hw_spec_ap(struct ieee80211_hw *hw)
  1594. {
  1595. struct mwl8k_priv *priv = hw->priv;
  1596. struct mwl8k_cmd_get_hw_spec_ap *cmd;
  1597. int rc;
  1598. u32 api_version;
  1599. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  1600. if (cmd == NULL)
  1601. return -ENOMEM;
  1602. cmd->header.code = cpu_to_le16(MWL8K_CMD_GET_HW_SPEC);
  1603. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  1604. memset(cmd->perm_addr, 0xff, sizeof(cmd->perm_addr));
  1605. cmd->ps_cookie = cpu_to_le32(priv->cookie_dma);
  1606. rc = mwl8k_post_cmd(hw, &cmd->header);
  1607. if (!rc) {
  1608. int off;
  1609. api_version = le32_to_cpu(cmd->fw_api_version);
  1610. if (priv->device_info->fw_api_ap != api_version) {
  1611. printk(KERN_ERR "%s: Unsupported fw API version for %s."
  1612. " Expected %d got %d.\n", MWL8K_NAME,
  1613. priv->device_info->part_name,
  1614. priv->device_info->fw_api_ap,
  1615. api_version);
  1616. rc = -EINVAL;
  1617. goto done;
  1618. }
  1619. SET_IEEE80211_PERM_ADDR(hw, cmd->perm_addr);
  1620. priv->num_mcaddrs = le16_to_cpu(cmd->num_mcaddrs);
  1621. priv->fw_rev = le32_to_cpu(cmd->fw_rev);
  1622. priv->hw_rev = cmd->hw_rev;
  1623. mwl8k_setup_2ghz_band(hw);
  1624. priv->ap_macids_supported = 0x000000ff;
  1625. priv->sta_macids_supported = 0x00000000;
  1626. off = le32_to_cpu(cmd->wcbbase0) & 0xffff;
  1627. iowrite32(priv->txq[0].txd_dma, priv->sram + off);
  1628. off = le32_to_cpu(cmd->rxwrptr) & 0xffff;
  1629. iowrite32(priv->rxq[0].rxd_dma, priv->sram + off);
  1630. off = le32_to_cpu(cmd->rxrdptr) & 0xffff;
  1631. iowrite32(priv->rxq[0].rxd_dma, priv->sram + off);
  1632. off = le32_to_cpu(cmd->wcbbase1) & 0xffff;
  1633. iowrite32(priv->txq[1].txd_dma, priv->sram + off);
  1634. off = le32_to_cpu(cmd->wcbbase2) & 0xffff;
  1635. iowrite32(priv->txq[2].txd_dma, priv->sram + off);
  1636. off = le32_to_cpu(cmd->wcbbase3) & 0xffff;
  1637. iowrite32(priv->txq[3].txd_dma, priv->sram + off);
  1638. }
  1639. done:
  1640. kfree(cmd);
  1641. return rc;
  1642. }
  1643. /*
  1644. * CMD_SET_HW_SPEC.
  1645. */
  1646. struct mwl8k_cmd_set_hw_spec {
  1647. struct mwl8k_cmd_pkt header;
  1648. __u8 hw_rev;
  1649. __u8 host_interface;
  1650. __le16 num_mcaddrs;
  1651. __u8 perm_addr[ETH_ALEN];
  1652. __le16 region_code;
  1653. __le32 fw_rev;
  1654. __le32 ps_cookie;
  1655. __le32 caps;
  1656. __le32 rx_queue_ptr;
  1657. __le32 num_tx_queues;
  1658. __le32 tx_queue_ptrs[MWL8K_TX_QUEUES];
  1659. __le32 flags;
  1660. __le32 num_tx_desc_per_queue;
  1661. __le32 total_rxd;
  1662. } __packed;
  1663. #define MWL8K_SET_HW_SPEC_FLAG_HOST_DECR_MGMT 0x00000080
  1664. #define MWL8K_SET_HW_SPEC_FLAG_HOSTFORM_PROBERESP 0x00000020
  1665. #define MWL8K_SET_HW_SPEC_FLAG_HOSTFORM_BEACON 0x00000010
  1666. static int mwl8k_cmd_set_hw_spec(struct ieee80211_hw *hw)
  1667. {
  1668. struct mwl8k_priv *priv = hw->priv;
  1669. struct mwl8k_cmd_set_hw_spec *cmd;
  1670. int rc;
  1671. int i;
  1672. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  1673. if (cmd == NULL)
  1674. return -ENOMEM;
  1675. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_HW_SPEC);
  1676. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  1677. cmd->ps_cookie = cpu_to_le32(priv->cookie_dma);
  1678. cmd->rx_queue_ptr = cpu_to_le32(priv->rxq[0].rxd_dma);
  1679. cmd->num_tx_queues = cpu_to_le32(MWL8K_TX_QUEUES);
  1680. for (i = 0; i < MWL8K_TX_QUEUES; i++)
  1681. cmd->tx_queue_ptrs[i] = cpu_to_le32(priv->txq[i].txd_dma);
  1682. cmd->flags = cpu_to_le32(MWL8K_SET_HW_SPEC_FLAG_HOST_DECR_MGMT |
  1683. MWL8K_SET_HW_SPEC_FLAG_HOSTFORM_PROBERESP |
  1684. MWL8K_SET_HW_SPEC_FLAG_HOSTFORM_BEACON);
  1685. cmd->num_tx_desc_per_queue = cpu_to_le32(MWL8K_TX_DESCS);
  1686. cmd->total_rxd = cpu_to_le32(MWL8K_RX_DESCS);
  1687. rc = mwl8k_post_cmd(hw, &cmd->header);
  1688. kfree(cmd);
  1689. return rc;
  1690. }
  1691. /*
  1692. * CMD_MAC_MULTICAST_ADR.
  1693. */
  1694. struct mwl8k_cmd_mac_multicast_adr {
  1695. struct mwl8k_cmd_pkt header;
  1696. __le16 action;
  1697. __le16 numaddr;
  1698. __u8 addr[0][ETH_ALEN];
  1699. };
  1700. #define MWL8K_ENABLE_RX_DIRECTED 0x0001
  1701. #define MWL8K_ENABLE_RX_MULTICAST 0x0002
  1702. #define MWL8K_ENABLE_RX_ALL_MULTICAST 0x0004
  1703. #define MWL8K_ENABLE_RX_BROADCAST 0x0008
  1704. static struct mwl8k_cmd_pkt *
  1705. __mwl8k_cmd_mac_multicast_adr(struct ieee80211_hw *hw, int allmulti,
  1706. struct netdev_hw_addr_list *mc_list)
  1707. {
  1708. struct mwl8k_priv *priv = hw->priv;
  1709. struct mwl8k_cmd_mac_multicast_adr *cmd;
  1710. int size;
  1711. int mc_count = 0;
  1712. if (mc_list)
  1713. mc_count = netdev_hw_addr_list_count(mc_list);
  1714. if (allmulti || mc_count > priv->num_mcaddrs) {
  1715. allmulti = 1;
  1716. mc_count = 0;
  1717. }
  1718. size = sizeof(*cmd) + mc_count * ETH_ALEN;
  1719. cmd = kzalloc(size, GFP_ATOMIC);
  1720. if (cmd == NULL)
  1721. return NULL;
  1722. cmd->header.code = cpu_to_le16(MWL8K_CMD_MAC_MULTICAST_ADR);
  1723. cmd->header.length = cpu_to_le16(size);
  1724. cmd->action = cpu_to_le16(MWL8K_ENABLE_RX_DIRECTED |
  1725. MWL8K_ENABLE_RX_BROADCAST);
  1726. if (allmulti) {
  1727. cmd->action |= cpu_to_le16(MWL8K_ENABLE_RX_ALL_MULTICAST);
  1728. } else if (mc_count) {
  1729. struct netdev_hw_addr *ha;
  1730. int i = 0;
  1731. cmd->action |= cpu_to_le16(MWL8K_ENABLE_RX_MULTICAST);
  1732. cmd->numaddr = cpu_to_le16(mc_count);
  1733. netdev_hw_addr_list_for_each(ha, mc_list) {
  1734. memcpy(cmd->addr[i], ha->addr, ETH_ALEN);
  1735. }
  1736. }
  1737. return &cmd->header;
  1738. }
  1739. /*
  1740. * CMD_GET_STAT.
  1741. */
  1742. struct mwl8k_cmd_get_stat {
  1743. struct mwl8k_cmd_pkt header;
  1744. __le32 stats[64];
  1745. } __packed;
  1746. #define MWL8K_STAT_ACK_FAILURE 9
  1747. #define MWL8K_STAT_RTS_FAILURE 12
  1748. #define MWL8K_STAT_FCS_ERROR 24
  1749. #define MWL8K_STAT_RTS_SUCCESS 11
  1750. static int mwl8k_cmd_get_stat(struct ieee80211_hw *hw,
  1751. struct ieee80211_low_level_stats *stats)
  1752. {
  1753. struct mwl8k_cmd_get_stat *cmd;
  1754. int rc;
  1755. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  1756. if (cmd == NULL)
  1757. return -ENOMEM;
  1758. cmd->header.code = cpu_to_le16(MWL8K_CMD_GET_STAT);
  1759. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  1760. rc = mwl8k_post_cmd(hw, &cmd->header);
  1761. if (!rc) {
  1762. stats->dot11ACKFailureCount =
  1763. le32_to_cpu(cmd->stats[MWL8K_STAT_ACK_FAILURE]);
  1764. stats->dot11RTSFailureCount =
  1765. le32_to_cpu(cmd->stats[MWL8K_STAT_RTS_FAILURE]);
  1766. stats->dot11FCSErrorCount =
  1767. le32_to_cpu(cmd->stats[MWL8K_STAT_FCS_ERROR]);
  1768. stats->dot11RTSSuccessCount =
  1769. le32_to_cpu(cmd->stats[MWL8K_STAT_RTS_SUCCESS]);
  1770. }
  1771. kfree(cmd);
  1772. return rc;
  1773. }
  1774. /*
  1775. * CMD_RADIO_CONTROL.
  1776. */
  1777. struct mwl8k_cmd_radio_control {
  1778. struct mwl8k_cmd_pkt header;
  1779. __le16 action;
  1780. __le16 control;
  1781. __le16 radio_on;
  1782. } __packed;
  1783. static int
  1784. mwl8k_cmd_radio_control(struct ieee80211_hw *hw, bool enable, bool force)
  1785. {
  1786. struct mwl8k_priv *priv = hw->priv;
  1787. struct mwl8k_cmd_radio_control *cmd;
  1788. int rc;
  1789. if (enable == priv->radio_on && !force)
  1790. return 0;
  1791. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  1792. if (cmd == NULL)
  1793. return -ENOMEM;
  1794. cmd->header.code = cpu_to_le16(MWL8K_CMD_RADIO_CONTROL);
  1795. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  1796. cmd->action = cpu_to_le16(MWL8K_CMD_SET);
  1797. cmd->control = cpu_to_le16(priv->radio_short_preamble ? 3 : 1);
  1798. cmd->radio_on = cpu_to_le16(enable ? 0x0001 : 0x0000);
  1799. rc = mwl8k_post_cmd(hw, &cmd->header);
  1800. kfree(cmd);
  1801. if (!rc)
  1802. priv->radio_on = enable;
  1803. return rc;
  1804. }
  1805. static int mwl8k_cmd_radio_disable(struct ieee80211_hw *hw)
  1806. {
  1807. return mwl8k_cmd_radio_control(hw, 0, 0);
  1808. }
  1809. static int mwl8k_cmd_radio_enable(struct ieee80211_hw *hw)
  1810. {
  1811. return mwl8k_cmd_radio_control(hw, 1, 0);
  1812. }
  1813. static int
  1814. mwl8k_set_radio_preamble(struct ieee80211_hw *hw, bool short_preamble)
  1815. {
  1816. struct mwl8k_priv *priv = hw->priv;
  1817. priv->radio_short_preamble = short_preamble;
  1818. return mwl8k_cmd_radio_control(hw, 1, 1);
  1819. }
  1820. /*
  1821. * CMD_RF_TX_POWER.
  1822. */
  1823. #define MWL8K_RF_TX_POWER_LEVEL_TOTAL 8
  1824. struct mwl8k_cmd_rf_tx_power {
  1825. struct mwl8k_cmd_pkt header;
  1826. __le16 action;
  1827. __le16 support_level;
  1828. __le16 current_level;
  1829. __le16 reserved;
  1830. __le16 power_level_list[MWL8K_RF_TX_POWER_LEVEL_TOTAL];
  1831. } __packed;
  1832. static int mwl8k_cmd_rf_tx_power(struct ieee80211_hw *hw, int dBm)
  1833. {
  1834. struct mwl8k_cmd_rf_tx_power *cmd;
  1835. int rc;
  1836. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  1837. if (cmd == NULL)
  1838. return -ENOMEM;
  1839. cmd->header.code = cpu_to_le16(MWL8K_CMD_RF_TX_POWER);
  1840. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  1841. cmd->action = cpu_to_le16(MWL8K_CMD_SET);
  1842. cmd->support_level = cpu_to_le16(dBm);
  1843. rc = mwl8k_post_cmd(hw, &cmd->header);
  1844. kfree(cmd);
  1845. return rc;
  1846. }
  1847. /*
  1848. * CMD_TX_POWER.
  1849. */
  1850. #define MWL8K_TX_POWER_LEVEL_TOTAL 12
  1851. struct mwl8k_cmd_tx_power {
  1852. struct mwl8k_cmd_pkt header;
  1853. __le16 action;
  1854. __le16 band;
  1855. __le16 channel;
  1856. __le16 bw;
  1857. __le16 sub_ch;
  1858. __le16 power_level_list[MWL8K_TX_POWER_LEVEL_TOTAL];
  1859. } __attribute__((packed));
  1860. static int mwl8k_cmd_tx_power(struct ieee80211_hw *hw,
  1861. struct ieee80211_conf *conf,
  1862. unsigned short pwr)
  1863. {
  1864. struct ieee80211_channel *channel = conf->channel;
  1865. struct mwl8k_cmd_tx_power *cmd;
  1866. int rc;
  1867. int i;
  1868. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  1869. if (cmd == NULL)
  1870. return -ENOMEM;
  1871. cmd->header.code = cpu_to_le16(MWL8K_CMD_TX_POWER);
  1872. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  1873. cmd->action = cpu_to_le16(MWL8K_CMD_SET_LIST);
  1874. if (channel->band == IEEE80211_BAND_2GHZ)
  1875. cmd->band = cpu_to_le16(0x1);
  1876. else if (channel->band == IEEE80211_BAND_5GHZ)
  1877. cmd->band = cpu_to_le16(0x4);
  1878. cmd->channel = channel->hw_value;
  1879. if (conf->channel_type == NL80211_CHAN_NO_HT ||
  1880. conf->channel_type == NL80211_CHAN_HT20) {
  1881. cmd->bw = cpu_to_le16(0x2);
  1882. } else {
  1883. cmd->bw = cpu_to_le16(0x4);
  1884. if (conf->channel_type == NL80211_CHAN_HT40MINUS)
  1885. cmd->sub_ch = cpu_to_le16(0x3);
  1886. else if (conf->channel_type == NL80211_CHAN_HT40PLUS)
  1887. cmd->sub_ch = cpu_to_le16(0x1);
  1888. }
  1889. for (i = 0; i < MWL8K_TX_POWER_LEVEL_TOTAL; i++)
  1890. cmd->power_level_list[i] = cpu_to_le16(pwr);
  1891. rc = mwl8k_post_cmd(hw, &cmd->header);
  1892. kfree(cmd);
  1893. return rc;
  1894. }
  1895. /*
  1896. * CMD_RF_ANTENNA.
  1897. */
  1898. struct mwl8k_cmd_rf_antenna {
  1899. struct mwl8k_cmd_pkt header;
  1900. __le16 antenna;
  1901. __le16 mode;
  1902. } __packed;
  1903. #define MWL8K_RF_ANTENNA_RX 1
  1904. #define MWL8K_RF_ANTENNA_TX 2
  1905. static int
  1906. mwl8k_cmd_rf_antenna(struct ieee80211_hw *hw, int antenna, int mask)
  1907. {
  1908. struct mwl8k_cmd_rf_antenna *cmd;
  1909. int rc;
  1910. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  1911. if (cmd == NULL)
  1912. return -ENOMEM;
  1913. cmd->header.code = cpu_to_le16(MWL8K_CMD_RF_ANTENNA);
  1914. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  1915. cmd->antenna = cpu_to_le16(antenna);
  1916. cmd->mode = cpu_to_le16(mask);
  1917. rc = mwl8k_post_cmd(hw, &cmd->header);
  1918. kfree(cmd);
  1919. return rc;
  1920. }
  1921. /*
  1922. * CMD_SET_BEACON.
  1923. */
  1924. struct mwl8k_cmd_set_beacon {
  1925. struct mwl8k_cmd_pkt header;
  1926. __le16 beacon_len;
  1927. __u8 beacon[0];
  1928. };
  1929. static int mwl8k_cmd_set_beacon(struct ieee80211_hw *hw,
  1930. struct ieee80211_vif *vif, u8 *beacon, int len)
  1931. {
  1932. struct mwl8k_cmd_set_beacon *cmd;
  1933. int rc;
  1934. cmd = kzalloc(sizeof(*cmd) + len, GFP_KERNEL);
  1935. if (cmd == NULL)
  1936. return -ENOMEM;
  1937. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_BEACON);
  1938. cmd->header.length = cpu_to_le16(sizeof(*cmd) + len);
  1939. cmd->beacon_len = cpu_to_le16(len);
  1940. memcpy(cmd->beacon, beacon, len);
  1941. rc = mwl8k_post_pervif_cmd(hw, vif, &cmd->header);
  1942. kfree(cmd);
  1943. return rc;
  1944. }
  1945. /*
  1946. * CMD_SET_PRE_SCAN.
  1947. */
  1948. struct mwl8k_cmd_set_pre_scan {
  1949. struct mwl8k_cmd_pkt header;
  1950. } __packed;
  1951. static int mwl8k_cmd_set_pre_scan(struct ieee80211_hw *hw)
  1952. {
  1953. struct mwl8k_cmd_set_pre_scan *cmd;
  1954. int rc;
  1955. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  1956. if (cmd == NULL)
  1957. return -ENOMEM;
  1958. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_PRE_SCAN);
  1959. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  1960. rc = mwl8k_post_cmd(hw, &cmd->header);
  1961. kfree(cmd);
  1962. return rc;
  1963. }
  1964. /*
  1965. * CMD_SET_POST_SCAN.
  1966. */
  1967. struct mwl8k_cmd_set_post_scan {
  1968. struct mwl8k_cmd_pkt header;
  1969. __le32 isibss;
  1970. __u8 bssid[ETH_ALEN];
  1971. } __packed;
  1972. static int
  1973. mwl8k_cmd_set_post_scan(struct ieee80211_hw *hw, const __u8 *mac)
  1974. {
  1975. struct mwl8k_cmd_set_post_scan *cmd;
  1976. int rc;
  1977. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  1978. if (cmd == NULL)
  1979. return -ENOMEM;
  1980. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_POST_SCAN);
  1981. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  1982. cmd->isibss = 0;
  1983. memcpy(cmd->bssid, mac, ETH_ALEN);
  1984. rc = mwl8k_post_cmd(hw, &cmd->header);
  1985. kfree(cmd);
  1986. return rc;
  1987. }
  1988. /*
  1989. * CMD_SET_RF_CHANNEL.
  1990. */
  1991. struct mwl8k_cmd_set_rf_channel {
  1992. struct mwl8k_cmd_pkt header;
  1993. __le16 action;
  1994. __u8 current_channel;
  1995. __le32 channel_flags;
  1996. } __packed;
  1997. static int mwl8k_cmd_set_rf_channel(struct ieee80211_hw *hw,
  1998. struct ieee80211_conf *conf)
  1999. {
  2000. struct ieee80211_channel *channel = conf->channel;
  2001. struct mwl8k_cmd_set_rf_channel *cmd;
  2002. int rc;
  2003. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2004. if (cmd == NULL)
  2005. return -ENOMEM;
  2006. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_RF_CHANNEL);
  2007. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2008. cmd->action = cpu_to_le16(MWL8K_CMD_SET);
  2009. cmd->current_channel = channel->hw_value;
  2010. if (channel->band == IEEE80211_BAND_2GHZ)
  2011. cmd->channel_flags |= cpu_to_le32(0x00000001);
  2012. else if (channel->band == IEEE80211_BAND_5GHZ)
  2013. cmd->channel_flags |= cpu_to_le32(0x00000004);
  2014. if (conf->channel_type == NL80211_CHAN_NO_HT ||
  2015. conf->channel_type == NL80211_CHAN_HT20)
  2016. cmd->channel_flags |= cpu_to_le32(0x00000080);
  2017. else if (conf->channel_type == NL80211_CHAN_HT40MINUS)
  2018. cmd->channel_flags |= cpu_to_le32(0x000001900);
  2019. else if (conf->channel_type == NL80211_CHAN_HT40PLUS)
  2020. cmd->channel_flags |= cpu_to_le32(0x000000900);
  2021. rc = mwl8k_post_cmd(hw, &cmd->header);
  2022. kfree(cmd);
  2023. return rc;
  2024. }
  2025. /*
  2026. * CMD_SET_AID.
  2027. */
  2028. #define MWL8K_FRAME_PROT_DISABLED 0x00
  2029. #define MWL8K_FRAME_PROT_11G 0x07
  2030. #define MWL8K_FRAME_PROT_11N_HT_40MHZ_ONLY 0x02
  2031. #define MWL8K_FRAME_PROT_11N_HT_ALL 0x06
  2032. struct mwl8k_cmd_update_set_aid {
  2033. struct mwl8k_cmd_pkt header;
  2034. __le16 aid;
  2035. /* AP's MAC address (BSSID) */
  2036. __u8 bssid[ETH_ALEN];
  2037. __le16 protection_mode;
  2038. __u8 supp_rates[14];
  2039. } __packed;
  2040. static void legacy_rate_mask_to_array(u8 *rates, u32 mask)
  2041. {
  2042. int i;
  2043. int j;
  2044. /*
  2045. * Clear nonstandard rates 4 and 13.
  2046. */
  2047. mask &= 0x1fef;
  2048. for (i = 0, j = 0; i < 14; i++) {
  2049. if (mask & (1 << i))
  2050. rates[j++] = mwl8k_rates_24[i].hw_value;
  2051. }
  2052. }
  2053. static int
  2054. mwl8k_cmd_set_aid(struct ieee80211_hw *hw,
  2055. struct ieee80211_vif *vif, u32 legacy_rate_mask)
  2056. {
  2057. struct mwl8k_cmd_update_set_aid *cmd;
  2058. u16 prot_mode;
  2059. int rc;
  2060. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2061. if (cmd == NULL)
  2062. return -ENOMEM;
  2063. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_AID);
  2064. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2065. cmd->aid = cpu_to_le16(vif->bss_conf.aid);
  2066. memcpy(cmd->bssid, vif->bss_conf.bssid, ETH_ALEN);
  2067. if (vif->bss_conf.use_cts_prot) {
  2068. prot_mode = MWL8K_FRAME_PROT_11G;
  2069. } else {
  2070. switch (vif->bss_conf.ht_operation_mode &
  2071. IEEE80211_HT_OP_MODE_PROTECTION) {
  2072. case IEEE80211_HT_OP_MODE_PROTECTION_20MHZ:
  2073. prot_mode = MWL8K_FRAME_PROT_11N_HT_40MHZ_ONLY;
  2074. break;
  2075. case IEEE80211_HT_OP_MODE_PROTECTION_NONHT_MIXED:
  2076. prot_mode = MWL8K_FRAME_PROT_11N_HT_ALL;
  2077. break;
  2078. default:
  2079. prot_mode = MWL8K_FRAME_PROT_DISABLED;
  2080. break;
  2081. }
  2082. }
  2083. cmd->protection_mode = cpu_to_le16(prot_mode);
  2084. legacy_rate_mask_to_array(cmd->supp_rates, legacy_rate_mask);
  2085. rc = mwl8k_post_cmd(hw, &cmd->header);
  2086. kfree(cmd);
  2087. return rc;
  2088. }
  2089. /*
  2090. * CMD_SET_RATE.
  2091. */
  2092. struct mwl8k_cmd_set_rate {
  2093. struct mwl8k_cmd_pkt header;
  2094. __u8 legacy_rates[14];
  2095. /* Bitmap for supported MCS codes. */
  2096. __u8 mcs_set[16];
  2097. __u8 reserved[16];
  2098. } __packed;
  2099. static int
  2100. mwl8k_cmd_set_rate(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
  2101. u32 legacy_rate_mask, u8 *mcs_rates)
  2102. {
  2103. struct mwl8k_cmd_set_rate *cmd;
  2104. int rc;
  2105. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2106. if (cmd == NULL)
  2107. return -ENOMEM;
  2108. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_RATE);
  2109. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2110. legacy_rate_mask_to_array(cmd->legacy_rates, legacy_rate_mask);
  2111. memcpy(cmd->mcs_set, mcs_rates, 16);
  2112. rc = mwl8k_post_cmd(hw, &cmd->header);
  2113. kfree(cmd);
  2114. return rc;
  2115. }
  2116. /*
  2117. * CMD_FINALIZE_JOIN.
  2118. */
  2119. #define MWL8K_FJ_BEACON_MAXLEN 128
  2120. struct mwl8k_cmd_finalize_join {
  2121. struct mwl8k_cmd_pkt header;
  2122. __le32 sleep_interval; /* Number of beacon periods to sleep */
  2123. __u8 beacon_data[MWL8K_FJ_BEACON_MAXLEN];
  2124. } __packed;
  2125. static int mwl8k_cmd_finalize_join(struct ieee80211_hw *hw, void *frame,
  2126. int framelen, int dtim)
  2127. {
  2128. struct mwl8k_cmd_finalize_join *cmd;
  2129. struct ieee80211_mgmt *payload = frame;
  2130. int payload_len;
  2131. int rc;
  2132. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2133. if (cmd == NULL)
  2134. return -ENOMEM;
  2135. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_FINALIZE_JOIN);
  2136. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2137. cmd->sleep_interval = cpu_to_le32(dtim ? dtim : 1);
  2138. payload_len = framelen - ieee80211_hdrlen(payload->frame_control);
  2139. if (payload_len < 0)
  2140. payload_len = 0;
  2141. else if (payload_len > MWL8K_FJ_BEACON_MAXLEN)
  2142. payload_len = MWL8K_FJ_BEACON_MAXLEN;
  2143. memcpy(cmd->beacon_data, &payload->u.beacon, payload_len);
  2144. rc = mwl8k_post_cmd(hw, &cmd->header);
  2145. kfree(cmd);
  2146. return rc;
  2147. }
  2148. /*
  2149. * CMD_SET_RTS_THRESHOLD.
  2150. */
  2151. struct mwl8k_cmd_set_rts_threshold {
  2152. struct mwl8k_cmd_pkt header;
  2153. __le16 action;
  2154. __le16 threshold;
  2155. } __packed;
  2156. static int
  2157. mwl8k_cmd_set_rts_threshold(struct ieee80211_hw *hw, int rts_thresh)
  2158. {
  2159. struct mwl8k_cmd_set_rts_threshold *cmd;
  2160. int rc;
  2161. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2162. if (cmd == NULL)
  2163. return -ENOMEM;
  2164. cmd->header.code = cpu_to_le16(MWL8K_CMD_RTS_THRESHOLD);
  2165. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2166. cmd->action = cpu_to_le16(MWL8K_CMD_SET);
  2167. cmd->threshold = cpu_to_le16(rts_thresh);
  2168. rc = mwl8k_post_cmd(hw, &cmd->header);
  2169. kfree(cmd);
  2170. return rc;
  2171. }
  2172. /*
  2173. * CMD_SET_SLOT.
  2174. */
  2175. struct mwl8k_cmd_set_slot {
  2176. struct mwl8k_cmd_pkt header;
  2177. __le16 action;
  2178. __u8 short_slot;
  2179. } __packed;
  2180. static int mwl8k_cmd_set_slot(struct ieee80211_hw *hw, bool short_slot_time)
  2181. {
  2182. struct mwl8k_cmd_set_slot *cmd;
  2183. int rc;
  2184. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2185. if (cmd == NULL)
  2186. return -ENOMEM;
  2187. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_SLOT);
  2188. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2189. cmd->action = cpu_to_le16(MWL8K_CMD_SET);
  2190. cmd->short_slot = short_slot_time;
  2191. rc = mwl8k_post_cmd(hw, &cmd->header);
  2192. kfree(cmd);
  2193. return rc;
  2194. }
  2195. /*
  2196. * CMD_SET_EDCA_PARAMS.
  2197. */
  2198. struct mwl8k_cmd_set_edca_params {
  2199. struct mwl8k_cmd_pkt header;
  2200. /* See MWL8K_SET_EDCA_XXX below */
  2201. __le16 action;
  2202. /* TX opportunity in units of 32 us */
  2203. __le16 txop;
  2204. union {
  2205. struct {
  2206. /* Log exponent of max contention period: 0...15 */
  2207. __le32 log_cw_max;
  2208. /* Log exponent of min contention period: 0...15 */
  2209. __le32 log_cw_min;
  2210. /* Adaptive interframe spacing in units of 32us */
  2211. __u8 aifs;
  2212. /* TX queue to configure */
  2213. __u8 txq;
  2214. } ap;
  2215. struct {
  2216. /* Log exponent of max contention period: 0...15 */
  2217. __u8 log_cw_max;
  2218. /* Log exponent of min contention period: 0...15 */
  2219. __u8 log_cw_min;
  2220. /* Adaptive interframe spacing in units of 32us */
  2221. __u8 aifs;
  2222. /* TX queue to configure */
  2223. __u8 txq;
  2224. } sta;
  2225. };
  2226. } __packed;
  2227. #define MWL8K_SET_EDCA_CW 0x01
  2228. #define MWL8K_SET_EDCA_TXOP 0x02
  2229. #define MWL8K_SET_EDCA_AIFS 0x04
  2230. #define MWL8K_SET_EDCA_ALL (MWL8K_SET_EDCA_CW | \
  2231. MWL8K_SET_EDCA_TXOP | \
  2232. MWL8K_SET_EDCA_AIFS)
  2233. static int
  2234. mwl8k_cmd_set_edca_params(struct ieee80211_hw *hw, __u8 qnum,
  2235. __u16 cw_min, __u16 cw_max,
  2236. __u8 aifs, __u16 txop)
  2237. {
  2238. struct mwl8k_priv *priv = hw->priv;
  2239. struct mwl8k_cmd_set_edca_params *cmd;
  2240. int rc;
  2241. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2242. if (cmd == NULL)
  2243. return -ENOMEM;
  2244. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_EDCA_PARAMS);
  2245. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2246. cmd->action = cpu_to_le16(MWL8K_SET_EDCA_ALL);
  2247. cmd->txop = cpu_to_le16(txop);
  2248. if (priv->ap_fw) {
  2249. cmd->ap.log_cw_max = cpu_to_le32(ilog2(cw_max + 1));
  2250. cmd->ap.log_cw_min = cpu_to_le32(ilog2(cw_min + 1));
  2251. cmd->ap.aifs = aifs;
  2252. cmd->ap.txq = qnum;
  2253. } else {
  2254. cmd->sta.log_cw_max = (u8)ilog2(cw_max + 1);
  2255. cmd->sta.log_cw_min = (u8)ilog2(cw_min + 1);
  2256. cmd->sta.aifs = aifs;
  2257. cmd->sta.txq = qnum;
  2258. }
  2259. rc = mwl8k_post_cmd(hw, &cmd->header);
  2260. kfree(cmd);
  2261. return rc;
  2262. }
  2263. /*
  2264. * CMD_SET_WMM_MODE.
  2265. */
  2266. struct mwl8k_cmd_set_wmm_mode {
  2267. struct mwl8k_cmd_pkt header;
  2268. __le16 action;
  2269. } __packed;
  2270. static int mwl8k_cmd_set_wmm_mode(struct ieee80211_hw *hw, bool enable)
  2271. {
  2272. struct mwl8k_priv *priv = hw->priv;
  2273. struct mwl8k_cmd_set_wmm_mode *cmd;
  2274. int rc;
  2275. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2276. if (cmd == NULL)
  2277. return -ENOMEM;
  2278. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_WMM_MODE);
  2279. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2280. cmd->action = cpu_to_le16(!!enable);
  2281. rc = mwl8k_post_cmd(hw, &cmd->header);
  2282. kfree(cmd);
  2283. if (!rc)
  2284. priv->wmm_enabled = enable;
  2285. return rc;
  2286. }
  2287. /*
  2288. * CMD_MIMO_CONFIG.
  2289. */
  2290. struct mwl8k_cmd_mimo_config {
  2291. struct mwl8k_cmd_pkt header;
  2292. __le32 action;
  2293. __u8 rx_antenna_map;
  2294. __u8 tx_antenna_map;
  2295. } __packed;
  2296. static int mwl8k_cmd_mimo_config(struct ieee80211_hw *hw, __u8 rx, __u8 tx)
  2297. {
  2298. struct mwl8k_cmd_mimo_config *cmd;
  2299. int rc;
  2300. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2301. if (cmd == NULL)
  2302. return -ENOMEM;
  2303. cmd->header.code = cpu_to_le16(MWL8K_CMD_MIMO_CONFIG);
  2304. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2305. cmd->action = cpu_to_le32((u32)MWL8K_CMD_SET);
  2306. cmd->rx_antenna_map = rx;
  2307. cmd->tx_antenna_map = tx;
  2308. rc = mwl8k_post_cmd(hw, &cmd->header);
  2309. kfree(cmd);
  2310. return rc;
  2311. }
  2312. /*
  2313. * CMD_USE_FIXED_RATE (STA version).
  2314. */
  2315. struct mwl8k_cmd_use_fixed_rate_sta {
  2316. struct mwl8k_cmd_pkt header;
  2317. __le32 action;
  2318. __le32 allow_rate_drop;
  2319. __le32 num_rates;
  2320. struct {
  2321. __le32 is_ht_rate;
  2322. __le32 enable_retry;
  2323. __le32 rate;
  2324. __le32 retry_count;
  2325. } rate_entry[8];
  2326. __le32 rate_type;
  2327. __le32 reserved1;
  2328. __le32 reserved2;
  2329. } __packed;
  2330. #define MWL8K_USE_AUTO_RATE 0x0002
  2331. #define MWL8K_UCAST_RATE 0
  2332. static int mwl8k_cmd_use_fixed_rate_sta(struct ieee80211_hw *hw)
  2333. {
  2334. struct mwl8k_cmd_use_fixed_rate_sta *cmd;
  2335. int rc;
  2336. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2337. if (cmd == NULL)
  2338. return -ENOMEM;
  2339. cmd->header.code = cpu_to_le16(MWL8K_CMD_USE_FIXED_RATE);
  2340. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2341. cmd->action = cpu_to_le32(MWL8K_USE_AUTO_RATE);
  2342. cmd->rate_type = cpu_to_le32(MWL8K_UCAST_RATE);
  2343. rc = mwl8k_post_cmd(hw, &cmd->header);
  2344. kfree(cmd);
  2345. return rc;
  2346. }
  2347. /*
  2348. * CMD_USE_FIXED_RATE (AP version).
  2349. */
  2350. struct mwl8k_cmd_use_fixed_rate_ap {
  2351. struct mwl8k_cmd_pkt header;
  2352. __le32 action;
  2353. __le32 allow_rate_drop;
  2354. __le32 num_rates;
  2355. struct mwl8k_rate_entry_ap {
  2356. __le32 is_ht_rate;
  2357. __le32 enable_retry;
  2358. __le32 rate;
  2359. __le32 retry_count;
  2360. } rate_entry[4];
  2361. u8 multicast_rate;
  2362. u8 multicast_rate_type;
  2363. u8 management_rate;
  2364. } __packed;
  2365. static int
  2366. mwl8k_cmd_use_fixed_rate_ap(struct ieee80211_hw *hw, int mcast, int mgmt)
  2367. {
  2368. struct mwl8k_cmd_use_fixed_rate_ap *cmd;
  2369. int rc;
  2370. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2371. if (cmd == NULL)
  2372. return -ENOMEM;
  2373. cmd->header.code = cpu_to_le16(MWL8K_CMD_USE_FIXED_RATE);
  2374. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2375. cmd->action = cpu_to_le32(MWL8K_USE_AUTO_RATE);
  2376. cmd->multicast_rate = mcast;
  2377. cmd->management_rate = mgmt;
  2378. rc = mwl8k_post_cmd(hw, &cmd->header);
  2379. kfree(cmd);
  2380. return rc;
  2381. }
  2382. /*
  2383. * CMD_ENABLE_SNIFFER.
  2384. */
  2385. struct mwl8k_cmd_enable_sniffer {
  2386. struct mwl8k_cmd_pkt header;
  2387. __le32 action;
  2388. } __packed;
  2389. static int mwl8k_cmd_enable_sniffer(struct ieee80211_hw *hw, bool enable)
  2390. {
  2391. struct mwl8k_cmd_enable_sniffer *cmd;
  2392. int rc;
  2393. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2394. if (cmd == NULL)
  2395. return -ENOMEM;
  2396. cmd->header.code = cpu_to_le16(MWL8K_CMD_ENABLE_SNIFFER);
  2397. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2398. cmd->action = cpu_to_le32(!!enable);
  2399. rc = mwl8k_post_cmd(hw, &cmd->header);
  2400. kfree(cmd);
  2401. return rc;
  2402. }
  2403. /*
  2404. * CMD_SET_MAC_ADDR.
  2405. */
  2406. struct mwl8k_cmd_set_mac_addr {
  2407. struct mwl8k_cmd_pkt header;
  2408. union {
  2409. struct {
  2410. __le16 mac_type;
  2411. __u8 mac_addr[ETH_ALEN];
  2412. } mbss;
  2413. __u8 mac_addr[ETH_ALEN];
  2414. };
  2415. } __packed;
  2416. #define MWL8K_MAC_TYPE_PRIMARY_CLIENT 0
  2417. #define MWL8K_MAC_TYPE_SECONDARY_CLIENT 1
  2418. #define MWL8K_MAC_TYPE_PRIMARY_AP 2
  2419. #define MWL8K_MAC_TYPE_SECONDARY_AP 3
  2420. static int mwl8k_cmd_set_mac_addr(struct ieee80211_hw *hw,
  2421. struct ieee80211_vif *vif, u8 *mac)
  2422. {
  2423. struct mwl8k_priv *priv = hw->priv;
  2424. struct mwl8k_vif *mwl8k_vif = MWL8K_VIF(vif);
  2425. struct mwl8k_cmd_set_mac_addr *cmd;
  2426. int mac_type;
  2427. int rc;
  2428. mac_type = MWL8K_MAC_TYPE_PRIMARY_AP;
  2429. if (vif != NULL && vif->type == NL80211_IFTYPE_STATION) {
  2430. if (mwl8k_vif->macid + 1 == ffs(priv->sta_macids_supported))
  2431. mac_type = MWL8K_MAC_TYPE_PRIMARY_CLIENT;
  2432. else
  2433. mac_type = MWL8K_MAC_TYPE_SECONDARY_CLIENT;
  2434. } else if (vif != NULL && vif->type == NL80211_IFTYPE_AP) {
  2435. if (mwl8k_vif->macid + 1 == ffs(priv->ap_macids_supported))
  2436. mac_type = MWL8K_MAC_TYPE_PRIMARY_AP;
  2437. else
  2438. mac_type = MWL8K_MAC_TYPE_SECONDARY_AP;
  2439. }
  2440. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2441. if (cmd == NULL)
  2442. return -ENOMEM;
  2443. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_MAC_ADDR);
  2444. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2445. if (priv->ap_fw) {
  2446. cmd->mbss.mac_type = cpu_to_le16(mac_type);
  2447. memcpy(cmd->mbss.mac_addr, mac, ETH_ALEN);
  2448. } else {
  2449. memcpy(cmd->mac_addr, mac, ETH_ALEN);
  2450. }
  2451. rc = mwl8k_post_pervif_cmd(hw, vif, &cmd->header);
  2452. kfree(cmd);
  2453. return rc;
  2454. }
  2455. /*
  2456. * CMD_SET_RATEADAPT_MODE.
  2457. */
  2458. struct mwl8k_cmd_set_rate_adapt_mode {
  2459. struct mwl8k_cmd_pkt header;
  2460. __le16 action;
  2461. __le16 mode;
  2462. } __packed;
  2463. static int mwl8k_cmd_set_rateadapt_mode(struct ieee80211_hw *hw, __u16 mode)
  2464. {
  2465. struct mwl8k_cmd_set_rate_adapt_mode *cmd;
  2466. int rc;
  2467. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2468. if (cmd == NULL)
  2469. return -ENOMEM;
  2470. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_RATEADAPT_MODE);
  2471. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2472. cmd->action = cpu_to_le16(MWL8K_CMD_SET);
  2473. cmd->mode = cpu_to_le16(mode);
  2474. rc = mwl8k_post_cmd(hw, &cmd->header);
  2475. kfree(cmd);
  2476. return rc;
  2477. }
  2478. /*
  2479. * CMD_BSS_START.
  2480. */
  2481. struct mwl8k_cmd_bss_start {
  2482. struct mwl8k_cmd_pkt header;
  2483. __le32 enable;
  2484. } __packed;
  2485. static int mwl8k_cmd_bss_start(struct ieee80211_hw *hw,
  2486. struct ieee80211_vif *vif, int enable)
  2487. {
  2488. struct mwl8k_cmd_bss_start *cmd;
  2489. int rc;
  2490. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2491. if (cmd == NULL)
  2492. return -ENOMEM;
  2493. cmd->header.code = cpu_to_le16(MWL8K_CMD_BSS_START);
  2494. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2495. cmd->enable = cpu_to_le32(enable);
  2496. rc = mwl8k_post_pervif_cmd(hw, vif, &cmd->header);
  2497. kfree(cmd);
  2498. return rc;
  2499. }
  2500. /*
  2501. * CMD_SET_NEW_STN.
  2502. */
  2503. struct mwl8k_cmd_set_new_stn {
  2504. struct mwl8k_cmd_pkt header;
  2505. __le16 aid;
  2506. __u8 mac_addr[6];
  2507. __le16 stn_id;
  2508. __le16 action;
  2509. __le16 rsvd;
  2510. __le32 legacy_rates;
  2511. __u8 ht_rates[4];
  2512. __le16 cap_info;
  2513. __le16 ht_capabilities_info;
  2514. __u8 mac_ht_param_info;
  2515. __u8 rev;
  2516. __u8 control_channel;
  2517. __u8 add_channel;
  2518. __le16 op_mode;
  2519. __le16 stbc;
  2520. __u8 add_qos_info;
  2521. __u8 is_qos_sta;
  2522. __le32 fw_sta_ptr;
  2523. } __packed;
  2524. #define MWL8K_STA_ACTION_ADD 0
  2525. #define MWL8K_STA_ACTION_REMOVE 2
  2526. static int mwl8k_cmd_set_new_stn_add(struct ieee80211_hw *hw,
  2527. struct ieee80211_vif *vif,
  2528. struct ieee80211_sta *sta)
  2529. {
  2530. struct mwl8k_cmd_set_new_stn *cmd;
  2531. u32 rates;
  2532. int rc;
  2533. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2534. if (cmd == NULL)
  2535. return -ENOMEM;
  2536. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_NEW_STN);
  2537. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2538. cmd->aid = cpu_to_le16(sta->aid);
  2539. memcpy(cmd->mac_addr, sta->addr, ETH_ALEN);
  2540. cmd->stn_id = cpu_to_le16(sta->aid);
  2541. cmd->action = cpu_to_le16(MWL8K_STA_ACTION_ADD);
  2542. if (hw->conf.channel->band == IEEE80211_BAND_2GHZ)
  2543. rates = sta->supp_rates[IEEE80211_BAND_2GHZ];
  2544. else
  2545. rates = sta->supp_rates[IEEE80211_BAND_5GHZ] << 5;
  2546. cmd->legacy_rates = cpu_to_le32(rates);
  2547. if (sta->ht_cap.ht_supported) {
  2548. cmd->ht_rates[0] = sta->ht_cap.mcs.rx_mask[0];
  2549. cmd->ht_rates[1] = sta->ht_cap.mcs.rx_mask[1];
  2550. cmd->ht_rates[2] = sta->ht_cap.mcs.rx_mask[2];
  2551. cmd->ht_rates[3] = sta->ht_cap.mcs.rx_mask[3];
  2552. cmd->ht_capabilities_info = cpu_to_le16(sta->ht_cap.cap);
  2553. cmd->mac_ht_param_info = (sta->ht_cap.ampdu_factor & 3) |
  2554. ((sta->ht_cap.ampdu_density & 7) << 2);
  2555. cmd->is_qos_sta = 1;
  2556. }
  2557. rc = mwl8k_post_pervif_cmd(hw, vif, &cmd->header);
  2558. kfree(cmd);
  2559. return rc;
  2560. }
  2561. static int mwl8k_cmd_set_new_stn_add_self(struct ieee80211_hw *hw,
  2562. struct ieee80211_vif *vif)
  2563. {
  2564. struct mwl8k_cmd_set_new_stn *cmd;
  2565. int rc;
  2566. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2567. if (cmd == NULL)
  2568. return -ENOMEM;
  2569. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_NEW_STN);
  2570. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2571. memcpy(cmd->mac_addr, vif->addr, ETH_ALEN);
  2572. rc = mwl8k_post_pervif_cmd(hw, vif, &cmd->header);
  2573. kfree(cmd);
  2574. return rc;
  2575. }
  2576. static int mwl8k_cmd_set_new_stn_del(struct ieee80211_hw *hw,
  2577. struct ieee80211_vif *vif, u8 *addr)
  2578. {
  2579. struct mwl8k_cmd_set_new_stn *cmd;
  2580. int rc;
  2581. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2582. if (cmd == NULL)
  2583. return -ENOMEM;
  2584. cmd->header.code = cpu_to_le16(MWL8K_CMD_SET_NEW_STN);
  2585. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2586. memcpy(cmd->mac_addr, addr, ETH_ALEN);
  2587. cmd->action = cpu_to_le16(MWL8K_STA_ACTION_REMOVE);
  2588. rc = mwl8k_post_pervif_cmd(hw, vif, &cmd->header);
  2589. kfree(cmd);
  2590. return rc;
  2591. }
  2592. /*
  2593. * CMD_UPDATE_STADB.
  2594. */
  2595. struct ewc_ht_info {
  2596. __le16 control1;
  2597. __le16 control2;
  2598. __le16 control3;
  2599. } __packed;
  2600. struct peer_capability_info {
  2601. /* Peer type - AP vs. STA. */
  2602. __u8 peer_type;
  2603. /* Basic 802.11 capabilities from assoc resp. */
  2604. __le16 basic_caps;
  2605. /* Set if peer supports 802.11n high throughput (HT). */
  2606. __u8 ht_support;
  2607. /* Valid if HT is supported. */
  2608. __le16 ht_caps;
  2609. __u8 extended_ht_caps;
  2610. struct ewc_ht_info ewc_info;
  2611. /* Legacy rate table. Intersection of our rates and peer rates. */
  2612. __u8 legacy_rates[12];
  2613. /* HT rate table. Intersection of our rates and peer rates. */
  2614. __u8 ht_rates[16];
  2615. __u8 pad[16];
  2616. /* If set, interoperability mode, no proprietary extensions. */
  2617. __u8 interop;
  2618. __u8 pad2;
  2619. __u8 station_id;
  2620. __le16 amsdu_enabled;
  2621. } __packed;
  2622. struct mwl8k_cmd_update_stadb {
  2623. struct mwl8k_cmd_pkt header;
  2624. /* See STADB_ACTION_TYPE */
  2625. __le32 action;
  2626. /* Peer MAC address */
  2627. __u8 peer_addr[ETH_ALEN];
  2628. __le32 reserved;
  2629. /* Peer info - valid during add/update. */
  2630. struct peer_capability_info peer_info;
  2631. } __packed;
  2632. #define MWL8K_STA_DB_MODIFY_ENTRY 1
  2633. #define MWL8K_STA_DB_DEL_ENTRY 2
  2634. /* Peer Entry flags - used to define the type of the peer node */
  2635. #define MWL8K_PEER_TYPE_ACCESSPOINT 2
  2636. static int mwl8k_cmd_update_stadb_add(struct ieee80211_hw *hw,
  2637. struct ieee80211_vif *vif,
  2638. struct ieee80211_sta *sta)
  2639. {
  2640. struct mwl8k_cmd_update_stadb *cmd;
  2641. struct peer_capability_info *p;
  2642. u32 rates;
  2643. int rc;
  2644. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2645. if (cmd == NULL)
  2646. return -ENOMEM;
  2647. cmd->header.code = cpu_to_le16(MWL8K_CMD_UPDATE_STADB);
  2648. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2649. cmd->action = cpu_to_le32(MWL8K_STA_DB_MODIFY_ENTRY);
  2650. memcpy(cmd->peer_addr, sta->addr, ETH_ALEN);
  2651. p = &cmd->peer_info;
  2652. p->peer_type = MWL8K_PEER_TYPE_ACCESSPOINT;
  2653. p->basic_caps = cpu_to_le16(vif->bss_conf.assoc_capability);
  2654. p->ht_support = sta->ht_cap.ht_supported;
  2655. p->ht_caps = cpu_to_le16(sta->ht_cap.cap);
  2656. p->extended_ht_caps = (sta->ht_cap.ampdu_factor & 3) |
  2657. ((sta->ht_cap.ampdu_density & 7) << 2);
  2658. if (hw->conf.channel->band == IEEE80211_BAND_2GHZ)
  2659. rates = sta->supp_rates[IEEE80211_BAND_2GHZ];
  2660. else
  2661. rates = sta->supp_rates[IEEE80211_BAND_5GHZ] << 5;
  2662. legacy_rate_mask_to_array(p->legacy_rates, rates);
  2663. memcpy(p->ht_rates, sta->ht_cap.mcs.rx_mask, 16);
  2664. p->interop = 1;
  2665. p->amsdu_enabled = 0;
  2666. rc = mwl8k_post_cmd(hw, &cmd->header);
  2667. kfree(cmd);
  2668. return rc ? rc : p->station_id;
  2669. }
  2670. static int mwl8k_cmd_update_stadb_del(struct ieee80211_hw *hw,
  2671. struct ieee80211_vif *vif, u8 *addr)
  2672. {
  2673. struct mwl8k_cmd_update_stadb *cmd;
  2674. int rc;
  2675. cmd = kzalloc(sizeof(*cmd), GFP_KERNEL);
  2676. if (cmd == NULL)
  2677. return -ENOMEM;
  2678. cmd->header.code = cpu_to_le16(MWL8K_CMD_UPDATE_STADB);
  2679. cmd->header.length = cpu_to_le16(sizeof(*cmd));
  2680. cmd->action = cpu_to_le32(MWL8K_STA_DB_DEL_ENTRY);
  2681. memcpy(cmd->peer_addr, addr, ETH_ALEN);
  2682. rc = mwl8k_post_cmd(hw, &cmd->header);
  2683. kfree(cmd);
  2684. return rc;
  2685. }
  2686. /*
  2687. * Interrupt handling.
  2688. */
  2689. static irqreturn_t mwl8k_interrupt(int irq, void *dev_id)
  2690. {
  2691. struct ieee80211_hw *hw = dev_id;
  2692. struct mwl8k_priv *priv = hw->priv;
  2693. u32 status;
  2694. status = ioread32(priv->regs + MWL8K_HIU_A2H_INTERRUPT_STATUS);
  2695. if (!status)
  2696. return IRQ_NONE;
  2697. if (status & MWL8K_A2H_INT_TX_DONE) {
  2698. status &= ~MWL8K_A2H_INT_TX_DONE;
  2699. tasklet_schedule(&priv->poll_tx_task);
  2700. }
  2701. if (status & MWL8K_A2H_INT_RX_READY) {
  2702. status &= ~MWL8K_A2H_INT_RX_READY;
  2703. tasklet_schedule(&priv->poll_rx_task);
  2704. }
  2705. if (status)
  2706. iowrite32(~status, priv->regs + MWL8K_HIU_A2H_INTERRUPT_STATUS);
  2707. if (status & MWL8K_A2H_INT_OPC_DONE) {
  2708. if (priv->hostcmd_wait != NULL)
  2709. complete(priv->hostcmd_wait);
  2710. }
  2711. if (status & MWL8K_A2H_INT_QUEUE_EMPTY) {
  2712. if (!mutex_is_locked(&priv->fw_mutex) &&
  2713. priv->radio_on && priv->pending_tx_pkts)
  2714. mwl8k_tx_start(priv);
  2715. }
  2716. return IRQ_HANDLED;
  2717. }
  2718. static void mwl8k_tx_poll(unsigned long data)
  2719. {
  2720. struct ieee80211_hw *hw = (struct ieee80211_hw *)data;
  2721. struct mwl8k_priv *priv = hw->priv;
  2722. int limit;
  2723. int i;
  2724. limit = 32;
  2725. spin_lock_bh(&priv->tx_lock);
  2726. for (i = 0; i < MWL8K_TX_QUEUES; i++)
  2727. limit -= mwl8k_txq_reclaim(hw, i, limit, 0);
  2728. if (!priv->pending_tx_pkts && priv->tx_wait != NULL) {
  2729. complete(priv->tx_wait);
  2730. priv->tx_wait = NULL;
  2731. }
  2732. spin_unlock_bh(&priv->tx_lock);
  2733. if (limit) {
  2734. writel(~MWL8K_A2H_INT_TX_DONE,
  2735. priv->regs + MWL8K_HIU_A2H_INTERRUPT_STATUS);
  2736. } else {
  2737. tasklet_schedule(&priv->poll_tx_task);
  2738. }
  2739. }
  2740. static void mwl8k_rx_poll(unsigned long data)
  2741. {
  2742. struct ieee80211_hw *hw = (struct ieee80211_hw *)data;
  2743. struct mwl8k_priv *priv = hw->priv;
  2744. int limit;
  2745. limit = 32;
  2746. limit -= rxq_process(hw, 0, limit);
  2747. limit -= rxq_refill(hw, 0, limit);
  2748. if (limit) {
  2749. writel(~MWL8K_A2H_INT_RX_READY,
  2750. priv->regs + MWL8K_HIU_A2H_INTERRUPT_STATUS);
  2751. } else {
  2752. tasklet_schedule(&priv->poll_rx_task);
  2753. }
  2754. }
  2755. /*
  2756. * Core driver operations.
  2757. */
  2758. static int mwl8k_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2759. {
  2760. struct mwl8k_priv *priv = hw->priv;
  2761. int index = skb_get_queue_mapping(skb);
  2762. int rc;
  2763. if (!priv->radio_on) {
  2764. wiphy_debug(hw->wiphy,
  2765. "dropped TX frame since radio disabled\n");
  2766. dev_kfree_skb(skb);
  2767. return NETDEV_TX_OK;
  2768. }
  2769. rc = mwl8k_txq_xmit(hw, index, skb);
  2770. return rc;
  2771. }
  2772. static int mwl8k_start(struct ieee80211_hw *hw)
  2773. {
  2774. struct mwl8k_priv *priv = hw->priv;
  2775. int rc;
  2776. rc = request_irq(priv->pdev->irq, mwl8k_interrupt,
  2777. IRQF_SHARED, MWL8K_NAME, hw);
  2778. if (rc) {
  2779. wiphy_err(hw->wiphy, "failed to register IRQ handler\n");
  2780. return -EIO;
  2781. }
  2782. /* Enable TX reclaim and RX tasklets. */
  2783. tasklet_enable(&priv->poll_tx_task);
  2784. tasklet_enable(&priv->poll_rx_task);
  2785. /* Enable interrupts */
  2786. iowrite32(MWL8K_A2H_EVENTS, priv->regs + MWL8K_HIU_A2H_INTERRUPT_MASK);
  2787. rc = mwl8k_fw_lock(hw);
  2788. if (!rc) {
  2789. rc = mwl8k_cmd_radio_enable(hw);
  2790. if (!priv->ap_fw) {
  2791. if (!rc)
  2792. rc = mwl8k_cmd_enable_sniffer(hw, 0);
  2793. if (!rc)
  2794. rc = mwl8k_cmd_set_pre_scan(hw);
  2795. if (!rc)
  2796. rc = mwl8k_cmd_set_post_scan(hw,
  2797. "\x00\x00\x00\x00\x00\x00");
  2798. }
  2799. if (!rc)
  2800. rc = mwl8k_cmd_set_rateadapt_mode(hw, 0);
  2801. if (!rc)
  2802. rc = mwl8k_cmd_set_wmm_mode(hw, 0);
  2803. mwl8k_fw_unlock(hw);
  2804. }
  2805. if (rc) {
  2806. iowrite32(0, priv->regs + MWL8K_HIU_A2H_INTERRUPT_MASK);
  2807. free_irq(priv->pdev->irq, hw);
  2808. tasklet_disable(&priv->poll_tx_task);
  2809. tasklet_disable(&priv->poll_rx_task);
  2810. }
  2811. return rc;
  2812. }
  2813. static void mwl8k_stop(struct ieee80211_hw *hw)
  2814. {
  2815. struct mwl8k_priv *priv = hw->priv;
  2816. int i;
  2817. mwl8k_cmd_radio_disable(hw);
  2818. ieee80211_stop_queues(hw);
  2819. /* Disable interrupts */
  2820. iowrite32(0, priv->regs + MWL8K_HIU_A2H_INTERRUPT_MASK);
  2821. free_irq(priv->pdev->irq, hw);
  2822. /* Stop finalize join worker */
  2823. cancel_work_sync(&priv->finalize_join_worker);
  2824. if (priv->beacon_skb != NULL)
  2825. dev_kfree_skb(priv->beacon_skb);
  2826. /* Stop TX reclaim and RX tasklets. */
  2827. tasklet_disable(&priv->poll_tx_task);
  2828. tasklet_disable(&priv->poll_rx_task);
  2829. /* Return all skbs to mac80211 */
  2830. for (i = 0; i < MWL8K_TX_QUEUES; i++)
  2831. mwl8k_txq_reclaim(hw, i, INT_MAX, 1);
  2832. }
  2833. static int mwl8k_reload_firmware(struct ieee80211_hw *hw, char *fw_image);
  2834. static int mwl8k_add_interface(struct ieee80211_hw *hw,
  2835. struct ieee80211_vif *vif)
  2836. {
  2837. struct mwl8k_priv *priv = hw->priv;
  2838. struct mwl8k_vif *mwl8k_vif;
  2839. u32 macids_supported;
  2840. int macid, rc;
  2841. struct mwl8k_device_info *di;
  2842. /*
  2843. * Reject interface creation if sniffer mode is active, as
  2844. * STA operation is mutually exclusive with hardware sniffer
  2845. * mode. (Sniffer mode is only used on STA firmware.)
  2846. */
  2847. if (priv->sniffer_enabled) {
  2848. wiphy_info(hw->wiphy,
  2849. "unable to create STA interface because sniffer mode is enabled\n");
  2850. return -EINVAL;
  2851. }
  2852. di = priv->device_info;
  2853. switch (vif->type) {
  2854. case NL80211_IFTYPE_AP:
  2855. if (!priv->ap_fw && di->fw_image_ap) {
  2856. /* we must load the ap fw to meet this request */
  2857. if (!list_empty(&priv->vif_list))
  2858. return -EBUSY;
  2859. rc = mwl8k_reload_firmware(hw, di->fw_image_ap);
  2860. if (rc)
  2861. return rc;
  2862. }
  2863. macids_supported = priv->ap_macids_supported;
  2864. break;
  2865. case NL80211_IFTYPE_STATION:
  2866. if (priv->ap_fw && di->fw_image_sta) {
  2867. /* we must load the sta fw to meet this request */
  2868. if (!list_empty(&priv->vif_list))
  2869. return -EBUSY;
  2870. rc = mwl8k_reload_firmware(hw, di->fw_image_sta);
  2871. if (rc)
  2872. return rc;
  2873. }
  2874. macids_supported = priv->sta_macids_supported;
  2875. break;
  2876. default:
  2877. return -EINVAL;
  2878. }
  2879. macid = ffs(macids_supported & ~priv->macids_used);
  2880. if (!macid--)
  2881. return -EBUSY;
  2882. /* Setup driver private area. */
  2883. mwl8k_vif = MWL8K_VIF(vif);
  2884. memset(mwl8k_vif, 0, sizeof(*mwl8k_vif));
  2885. mwl8k_vif->vif = vif;
  2886. mwl8k_vif->macid = macid;
  2887. mwl8k_vif->seqno = 0;
  2888. /* Set the mac address. */
  2889. mwl8k_cmd_set_mac_addr(hw, vif, vif->addr);
  2890. if (priv->ap_fw)
  2891. mwl8k_cmd_set_new_stn_add_self(hw, vif);
  2892. priv->macids_used |= 1 << mwl8k_vif->macid;
  2893. list_add_tail(&mwl8k_vif->list, &priv->vif_list);
  2894. return 0;
  2895. }
  2896. static void mwl8k_remove_interface(struct ieee80211_hw *hw,
  2897. struct ieee80211_vif *vif)
  2898. {
  2899. struct mwl8k_priv *priv = hw->priv;
  2900. struct mwl8k_vif *mwl8k_vif = MWL8K_VIF(vif);
  2901. if (priv->ap_fw)
  2902. mwl8k_cmd_set_new_stn_del(hw, vif, vif->addr);
  2903. mwl8k_cmd_set_mac_addr(hw, vif, "\x00\x00\x00\x00\x00\x00");
  2904. priv->macids_used &= ~(1 << mwl8k_vif->macid);
  2905. list_del(&mwl8k_vif->list);
  2906. }
  2907. static int mwl8k_config(struct ieee80211_hw *hw, u32 changed)
  2908. {
  2909. struct ieee80211_conf *conf = &hw->conf;
  2910. struct mwl8k_priv *priv = hw->priv;
  2911. int rc;
  2912. if (conf->flags & IEEE80211_CONF_IDLE) {
  2913. mwl8k_cmd_radio_disable(hw);
  2914. return 0;
  2915. }
  2916. rc = mwl8k_fw_lock(hw);
  2917. if (rc)
  2918. return rc;
  2919. rc = mwl8k_cmd_radio_enable(hw);
  2920. if (rc)
  2921. goto out;
  2922. rc = mwl8k_cmd_set_rf_channel(hw, conf);
  2923. if (rc)
  2924. goto out;
  2925. if (conf->power_level > 18)
  2926. conf->power_level = 18;
  2927. if (priv->ap_fw) {
  2928. rc = mwl8k_cmd_tx_power(hw, conf, conf->power_level);
  2929. if (rc)
  2930. goto out;
  2931. rc = mwl8k_cmd_rf_antenna(hw, MWL8K_RF_ANTENNA_RX, 0x7);
  2932. if (!rc)
  2933. rc = mwl8k_cmd_rf_antenna(hw, MWL8K_RF_ANTENNA_TX, 0x7);
  2934. } else {
  2935. rc = mwl8k_cmd_rf_tx_power(hw, conf->power_level);
  2936. if (rc)
  2937. goto out;
  2938. rc = mwl8k_cmd_mimo_config(hw, 0x7, 0x7);
  2939. }
  2940. out:
  2941. mwl8k_fw_unlock(hw);
  2942. return rc;
  2943. }
  2944. static void
  2945. mwl8k_bss_info_changed_sta(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
  2946. struct ieee80211_bss_conf *info, u32 changed)
  2947. {
  2948. struct mwl8k_priv *priv = hw->priv;
  2949. u32 ap_legacy_rates;
  2950. u8 ap_mcs_rates[16];
  2951. int rc;
  2952. if (mwl8k_fw_lock(hw))
  2953. return;
  2954. /*
  2955. * No need to capture a beacon if we're no longer associated.
  2956. */
  2957. if ((changed & BSS_CHANGED_ASSOC) && !vif->bss_conf.assoc)
  2958. priv->capture_beacon = false;
  2959. /*
  2960. * Get the AP's legacy and MCS rates.
  2961. */
  2962. if (vif->bss_conf.assoc) {
  2963. struct ieee80211_sta *ap;
  2964. rcu_read_lock();
  2965. ap = ieee80211_find_sta(vif, vif->bss_conf.bssid);
  2966. if (ap == NULL) {
  2967. rcu_read_unlock();
  2968. goto out;
  2969. }
  2970. if (hw->conf.channel->band == IEEE80211_BAND_2GHZ) {
  2971. ap_legacy_rates = ap->supp_rates[IEEE80211_BAND_2GHZ];
  2972. } else {
  2973. ap_legacy_rates =
  2974. ap->supp_rates[IEEE80211_BAND_5GHZ] << 5;
  2975. }
  2976. memcpy(ap_mcs_rates, ap->ht_cap.mcs.rx_mask, 16);
  2977. rcu_read_unlock();
  2978. }
  2979. if ((changed & BSS_CHANGED_ASSOC) && vif->bss_conf.assoc) {
  2980. rc = mwl8k_cmd_set_rate(hw, vif, ap_legacy_rates, ap_mcs_rates);
  2981. if (rc)
  2982. goto out;
  2983. rc = mwl8k_cmd_use_fixed_rate_sta(hw);
  2984. if (rc)
  2985. goto out;
  2986. }
  2987. if (changed & BSS_CHANGED_ERP_PREAMBLE) {
  2988. rc = mwl8k_set_radio_preamble(hw,
  2989. vif->bss_conf.use_short_preamble);
  2990. if (rc)
  2991. goto out;
  2992. }
  2993. if (changed & BSS_CHANGED_ERP_SLOT) {
  2994. rc = mwl8k_cmd_set_slot(hw, vif->bss_conf.use_short_slot);
  2995. if (rc)
  2996. goto out;
  2997. }
  2998. if (vif->bss_conf.assoc &&
  2999. (changed & (BSS_CHANGED_ASSOC | BSS_CHANGED_ERP_CTS_PROT |
  3000. BSS_CHANGED_HT))) {
  3001. rc = mwl8k_cmd_set_aid(hw, vif, ap_legacy_rates);
  3002. if (rc)
  3003. goto out;
  3004. }
  3005. if (vif->bss_conf.assoc &&
  3006. (changed & (BSS_CHANGED_ASSOC | BSS_CHANGED_BEACON_INT))) {
  3007. /*
  3008. * Finalize the join. Tell rx handler to process
  3009. * next beacon from our BSSID.
  3010. */
  3011. memcpy(priv->capture_bssid, vif->bss_conf.bssid, ETH_ALEN);
  3012. priv->capture_beacon = true;
  3013. }
  3014. out:
  3015. mwl8k_fw_unlock(hw);
  3016. }
  3017. static void
  3018. mwl8k_bss_info_changed_ap(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
  3019. struct ieee80211_bss_conf *info, u32 changed)
  3020. {
  3021. int rc;
  3022. if (mwl8k_fw_lock(hw))
  3023. return;
  3024. if (changed & BSS_CHANGED_ERP_PREAMBLE) {
  3025. rc = mwl8k_set_radio_preamble(hw,
  3026. vif->bss_conf.use_short_preamble);
  3027. if (rc)
  3028. goto out;
  3029. }
  3030. if (changed & BSS_CHANGED_BASIC_RATES) {
  3031. int idx;
  3032. int rate;
  3033. /*
  3034. * Use lowest supported basic rate for multicasts
  3035. * and management frames (such as probe responses --
  3036. * beacons will always go out at 1 Mb/s).
  3037. */
  3038. idx = ffs(vif->bss_conf.basic_rates);
  3039. if (idx)
  3040. idx--;
  3041. if (hw->conf.channel->band == IEEE80211_BAND_2GHZ)
  3042. rate = mwl8k_rates_24[idx].hw_value;
  3043. else
  3044. rate = mwl8k_rates_50[idx].hw_value;
  3045. mwl8k_cmd_use_fixed_rate_ap(hw, rate, rate);
  3046. }
  3047. if (changed & (BSS_CHANGED_BEACON_INT | BSS_CHANGED_BEACON)) {
  3048. struct sk_buff *skb;
  3049. skb = ieee80211_beacon_get(hw, vif);
  3050. if (skb != NULL) {
  3051. mwl8k_cmd_set_beacon(hw, vif, skb->data, skb->len);
  3052. kfree_skb(skb);
  3053. }
  3054. }
  3055. if (changed & BSS_CHANGED_BEACON_ENABLED)
  3056. mwl8k_cmd_bss_start(hw, vif, info->enable_beacon);
  3057. out:
  3058. mwl8k_fw_unlock(hw);
  3059. }
  3060. static void
  3061. mwl8k_bss_info_changed(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
  3062. struct ieee80211_bss_conf *info, u32 changed)
  3063. {
  3064. struct mwl8k_priv *priv = hw->priv;
  3065. if (!priv->ap_fw)
  3066. mwl8k_bss_info_changed_sta(hw, vif, info, changed);
  3067. else
  3068. mwl8k_bss_info_changed_ap(hw, vif, info, changed);
  3069. }
  3070. static u64 mwl8k_prepare_multicast(struct ieee80211_hw *hw,
  3071. struct netdev_hw_addr_list *mc_list)
  3072. {
  3073. struct mwl8k_cmd_pkt *cmd;
  3074. /*
  3075. * Synthesize and return a command packet that programs the
  3076. * hardware multicast address filter. At this point we don't
  3077. * know whether FIF_ALLMULTI is being requested, but if it is,
  3078. * we'll end up throwing this packet away and creating a new
  3079. * one in mwl8k_configure_filter().
  3080. */
  3081. cmd = __mwl8k_cmd_mac_multicast_adr(hw, 0, mc_list);
  3082. return (unsigned long)cmd;
  3083. }
  3084. static int
  3085. mwl8k_configure_filter_sniffer(struct ieee80211_hw *hw,
  3086. unsigned int changed_flags,
  3087. unsigned int *total_flags)
  3088. {
  3089. struct mwl8k_priv *priv = hw->priv;
  3090. /*
  3091. * Hardware sniffer mode is mutually exclusive with STA
  3092. * operation, so refuse to enable sniffer mode if a STA
  3093. * interface is active.
  3094. */
  3095. if (!list_empty(&priv->vif_list)) {
  3096. if (net_ratelimit())
  3097. wiphy_info(hw->wiphy,
  3098. "not enabling sniffer mode because STA interface is active\n");
  3099. return 0;
  3100. }
  3101. if (!priv->sniffer_enabled) {
  3102. if (mwl8k_cmd_enable_sniffer(hw, 1))
  3103. return 0;
  3104. priv->sniffer_enabled = true;
  3105. }
  3106. *total_flags &= FIF_PROMISC_IN_BSS | FIF_ALLMULTI |
  3107. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL |
  3108. FIF_OTHER_BSS;
  3109. return 1;
  3110. }
  3111. static struct mwl8k_vif *mwl8k_first_vif(struct mwl8k_priv *priv)
  3112. {
  3113. if (!list_empty(&priv->vif_list))
  3114. return list_entry(priv->vif_list.next, struct mwl8k_vif, list);
  3115. return NULL;
  3116. }
  3117. static void mwl8k_configure_filter(struct ieee80211_hw *hw,
  3118. unsigned int changed_flags,
  3119. unsigned int *total_flags,
  3120. u64 multicast)
  3121. {
  3122. struct mwl8k_priv *priv = hw->priv;
  3123. struct mwl8k_cmd_pkt *cmd = (void *)(unsigned long)multicast;
  3124. /*
  3125. * AP firmware doesn't allow fine-grained control over
  3126. * the receive filter.
  3127. */
  3128. if (priv->ap_fw) {
  3129. *total_flags &= FIF_ALLMULTI | FIF_BCN_PRBRESP_PROMISC;
  3130. kfree(cmd);
  3131. return;
  3132. }
  3133. /*
  3134. * Enable hardware sniffer mode if FIF_CONTROL or
  3135. * FIF_OTHER_BSS is requested.
  3136. */
  3137. if (*total_flags & (FIF_CONTROL | FIF_OTHER_BSS) &&
  3138. mwl8k_configure_filter_sniffer(hw, changed_flags, total_flags)) {
  3139. kfree(cmd);
  3140. return;
  3141. }
  3142. /* Clear unsupported feature flags */
  3143. *total_flags &= FIF_ALLMULTI | FIF_BCN_PRBRESP_PROMISC;
  3144. if (mwl8k_fw_lock(hw)) {
  3145. kfree(cmd);
  3146. return;
  3147. }
  3148. if (priv->sniffer_enabled) {
  3149. mwl8k_cmd_enable_sniffer(hw, 0);
  3150. priv->sniffer_enabled = false;
  3151. }
  3152. if (changed_flags & FIF_BCN_PRBRESP_PROMISC) {
  3153. if (*total_flags & FIF_BCN_PRBRESP_PROMISC) {
  3154. /*
  3155. * Disable the BSS filter.
  3156. */
  3157. mwl8k_cmd_set_pre_scan(hw);
  3158. } else {
  3159. struct mwl8k_vif *mwl8k_vif;
  3160. const u8 *bssid;
  3161. /*
  3162. * Enable the BSS filter.
  3163. *
  3164. * If there is an active STA interface, use that
  3165. * interface's BSSID, otherwise use a dummy one
  3166. * (where the OUI part needs to be nonzero for
  3167. * the BSSID to be accepted by POST_SCAN).
  3168. */
  3169. mwl8k_vif = mwl8k_first_vif(priv);
  3170. if (mwl8k_vif != NULL)
  3171. bssid = mwl8k_vif->vif->bss_conf.bssid;
  3172. else
  3173. bssid = "\x01\x00\x00\x00\x00\x00";
  3174. mwl8k_cmd_set_post_scan(hw, bssid);
  3175. }
  3176. }
  3177. /*
  3178. * If FIF_ALLMULTI is being requested, throw away the command
  3179. * packet that ->prepare_multicast() built and replace it with
  3180. * a command packet that enables reception of all multicast
  3181. * packets.
  3182. */
  3183. if (*total_flags & FIF_ALLMULTI) {
  3184. kfree(cmd);
  3185. cmd = __mwl8k_cmd_mac_multicast_adr(hw, 1, NULL);
  3186. }
  3187. if (cmd != NULL) {
  3188. mwl8k_post_cmd(hw, cmd);
  3189. kfree(cmd);
  3190. }
  3191. mwl8k_fw_unlock(hw);
  3192. }
  3193. static int mwl8k_set_rts_threshold(struct ieee80211_hw *hw, u32 value)
  3194. {
  3195. return mwl8k_cmd_set_rts_threshold(hw, value);
  3196. }
  3197. static int mwl8k_sta_remove(struct ieee80211_hw *hw,
  3198. struct ieee80211_vif *vif,
  3199. struct ieee80211_sta *sta)
  3200. {
  3201. struct mwl8k_priv *priv = hw->priv;
  3202. if (priv->ap_fw)
  3203. return mwl8k_cmd_set_new_stn_del(hw, vif, sta->addr);
  3204. else
  3205. return mwl8k_cmd_update_stadb_del(hw, vif, sta->addr);
  3206. }
  3207. static int mwl8k_sta_add(struct ieee80211_hw *hw,
  3208. struct ieee80211_vif *vif,
  3209. struct ieee80211_sta *sta)
  3210. {
  3211. struct mwl8k_priv *priv = hw->priv;
  3212. int ret;
  3213. if (!priv->ap_fw) {
  3214. ret = mwl8k_cmd_update_stadb_add(hw, vif, sta);
  3215. if (ret >= 0) {
  3216. MWL8K_STA(sta)->peer_id = ret;
  3217. return 0;
  3218. }
  3219. return ret;
  3220. }
  3221. return mwl8k_cmd_set_new_stn_add(hw, vif, sta);
  3222. }
  3223. static int mwl8k_conf_tx(struct ieee80211_hw *hw, u16 queue,
  3224. const struct ieee80211_tx_queue_params *params)
  3225. {
  3226. struct mwl8k_priv *priv = hw->priv;
  3227. int rc;
  3228. rc = mwl8k_fw_lock(hw);
  3229. if (!rc) {
  3230. BUG_ON(queue > MWL8K_TX_QUEUES - 1);
  3231. memcpy(&priv->wmm_params[queue], params, sizeof(*params));
  3232. if (!priv->wmm_enabled)
  3233. rc = mwl8k_cmd_set_wmm_mode(hw, 1);
  3234. if (!rc)
  3235. rc = mwl8k_cmd_set_edca_params(hw, queue,
  3236. params->cw_min,
  3237. params->cw_max,
  3238. params->aifs,
  3239. params->txop);
  3240. mwl8k_fw_unlock(hw);
  3241. }
  3242. return rc;
  3243. }
  3244. static int mwl8k_get_stats(struct ieee80211_hw *hw,
  3245. struct ieee80211_low_level_stats *stats)
  3246. {
  3247. return mwl8k_cmd_get_stat(hw, stats);
  3248. }
  3249. static int mwl8k_get_survey(struct ieee80211_hw *hw, int idx,
  3250. struct survey_info *survey)
  3251. {
  3252. struct mwl8k_priv *priv = hw->priv;
  3253. struct ieee80211_conf *conf = &hw->conf;
  3254. if (idx != 0)
  3255. return -ENOENT;
  3256. survey->channel = conf->channel;
  3257. survey->filled = SURVEY_INFO_NOISE_DBM;
  3258. survey->noise = priv->noise;
  3259. return 0;
  3260. }
  3261. static int
  3262. mwl8k_ampdu_action(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
  3263. enum ieee80211_ampdu_mlme_action action,
  3264. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  3265. {
  3266. switch (action) {
  3267. case IEEE80211_AMPDU_RX_START:
  3268. case IEEE80211_AMPDU_RX_STOP:
  3269. if (!(hw->flags & IEEE80211_HW_AMPDU_AGGREGATION))
  3270. return -ENOTSUPP;
  3271. return 0;
  3272. default:
  3273. return -ENOTSUPP;
  3274. }
  3275. }
  3276. static const struct ieee80211_ops mwl8k_ops = {
  3277. .tx = mwl8k_tx,
  3278. .start = mwl8k_start,
  3279. .stop = mwl8k_stop,
  3280. .add_interface = mwl8k_add_interface,
  3281. .remove_interface = mwl8k_remove_interface,
  3282. .config = mwl8k_config,
  3283. .bss_info_changed = mwl8k_bss_info_changed,
  3284. .prepare_multicast = mwl8k_prepare_multicast,
  3285. .configure_filter = mwl8k_configure_filter,
  3286. .set_rts_threshold = mwl8k_set_rts_threshold,
  3287. .sta_add = mwl8k_sta_add,
  3288. .sta_remove = mwl8k_sta_remove,
  3289. .conf_tx = mwl8k_conf_tx,
  3290. .get_stats = mwl8k_get_stats,
  3291. .get_survey = mwl8k_get_survey,
  3292. .ampdu_action = mwl8k_ampdu_action,
  3293. };
  3294. static void mwl8k_finalize_join_worker(struct work_struct *work)
  3295. {
  3296. struct mwl8k_priv *priv =
  3297. container_of(work, struct mwl8k_priv, finalize_join_worker);
  3298. struct sk_buff *skb = priv->beacon_skb;
  3299. struct ieee80211_mgmt *mgmt = (void *)skb->data;
  3300. int len = skb->len - offsetof(struct ieee80211_mgmt, u.beacon.variable);
  3301. const u8 *tim = cfg80211_find_ie(WLAN_EID_TIM,
  3302. mgmt->u.beacon.variable, len);
  3303. int dtim_period = 1;
  3304. if (tim && tim[1] >= 2)
  3305. dtim_period = tim[3];
  3306. mwl8k_cmd_finalize_join(priv->hw, skb->data, skb->len, dtim_period);
  3307. dev_kfree_skb(skb);
  3308. priv->beacon_skb = NULL;
  3309. }
  3310. enum {
  3311. MWL8363 = 0,
  3312. MWL8687,
  3313. MWL8366,
  3314. };
  3315. #define MWL8K_8366_AP_FW_API 1
  3316. #define _MWL8K_8366_AP_FW(api) "mwl8k/fmimage_8366_ap-" #api ".fw"
  3317. #define MWL8K_8366_AP_FW(api) _MWL8K_8366_AP_FW(api)
  3318. static struct mwl8k_device_info mwl8k_info_tbl[] __devinitdata = {
  3319. [MWL8363] = {
  3320. .part_name = "88w8363",
  3321. .helper_image = "mwl8k/helper_8363.fw",
  3322. .fw_image_sta = "mwl8k/fmimage_8363.fw",
  3323. },
  3324. [MWL8687] = {
  3325. .part_name = "88w8687",
  3326. .helper_image = "mwl8k/helper_8687.fw",
  3327. .fw_image_sta = "mwl8k/fmimage_8687.fw",
  3328. },
  3329. [MWL8366] = {
  3330. .part_name = "88w8366",
  3331. .helper_image = "mwl8k/helper_8366.fw",
  3332. .fw_image_sta = "mwl8k/fmimage_8366.fw",
  3333. .fw_image_ap = MWL8K_8366_AP_FW(MWL8K_8366_AP_FW_API),
  3334. .fw_api_ap = MWL8K_8366_AP_FW_API,
  3335. .ap_rxd_ops = &rxd_8366_ap_ops,
  3336. },
  3337. };
  3338. MODULE_FIRMWARE("mwl8k/helper_8363.fw");
  3339. MODULE_FIRMWARE("mwl8k/fmimage_8363.fw");
  3340. MODULE_FIRMWARE("mwl8k/helper_8687.fw");
  3341. MODULE_FIRMWARE("mwl8k/fmimage_8687.fw");
  3342. MODULE_FIRMWARE("mwl8k/helper_8366.fw");
  3343. MODULE_FIRMWARE("mwl8k/fmimage_8366.fw");
  3344. MODULE_FIRMWARE(MWL8K_8366_AP_FW(MWL8K_8366_AP_FW_API));
  3345. static DEFINE_PCI_DEVICE_TABLE(mwl8k_pci_id_table) = {
  3346. { PCI_VDEVICE(MARVELL, 0x2a0a), .driver_data = MWL8363, },
  3347. { PCI_VDEVICE(MARVELL, 0x2a0c), .driver_data = MWL8363, },
  3348. { PCI_VDEVICE(MARVELL, 0x2a24), .driver_data = MWL8363, },
  3349. { PCI_VDEVICE(MARVELL, 0x2a2b), .driver_data = MWL8687, },
  3350. { PCI_VDEVICE(MARVELL, 0x2a30), .driver_data = MWL8687, },
  3351. { PCI_VDEVICE(MARVELL, 0x2a40), .driver_data = MWL8366, },
  3352. { PCI_VDEVICE(MARVELL, 0x2a43), .driver_data = MWL8366, },
  3353. { },
  3354. };
  3355. MODULE_DEVICE_TABLE(pci, mwl8k_pci_id_table);
  3356. static int mwl8k_request_alt_fw(struct mwl8k_priv *priv)
  3357. {
  3358. int rc;
  3359. printk(KERN_ERR "%s: Error requesting preferred fw %s.\n"
  3360. "Trying alternative firmware %s\n", pci_name(priv->pdev),
  3361. priv->fw_pref, priv->fw_alt);
  3362. rc = mwl8k_request_fw(priv, priv->fw_alt, &priv->fw_ucode, true);
  3363. if (rc) {
  3364. printk(KERN_ERR "%s: Error requesting alt fw %s\n",
  3365. pci_name(priv->pdev), priv->fw_alt);
  3366. return rc;
  3367. }
  3368. return 0;
  3369. }
  3370. static int mwl8k_firmware_load_success(struct mwl8k_priv *priv);
  3371. static void mwl8k_fw_state_machine(const struct firmware *fw, void *context)
  3372. {
  3373. struct mwl8k_priv *priv = context;
  3374. struct mwl8k_device_info *di = priv->device_info;
  3375. int rc;
  3376. switch (priv->fw_state) {
  3377. case FW_STATE_INIT:
  3378. if (!fw) {
  3379. printk(KERN_ERR "%s: Error requesting helper fw %s\n",
  3380. pci_name(priv->pdev), di->helper_image);
  3381. goto fail;
  3382. }
  3383. priv->fw_helper = fw;
  3384. rc = mwl8k_request_fw(priv, priv->fw_pref, &priv->fw_ucode,
  3385. true);
  3386. if (rc && priv->fw_alt) {
  3387. rc = mwl8k_request_alt_fw(priv);
  3388. if (rc)
  3389. goto fail;
  3390. priv->fw_state = FW_STATE_LOADING_ALT;
  3391. } else if (rc)
  3392. goto fail;
  3393. else
  3394. priv->fw_state = FW_STATE_LOADING_PREF;
  3395. break;
  3396. case FW_STATE_LOADING_PREF:
  3397. if (!fw) {
  3398. if (priv->fw_alt) {
  3399. rc = mwl8k_request_alt_fw(priv);
  3400. if (rc)
  3401. goto fail;
  3402. priv->fw_state = FW_STATE_LOADING_ALT;
  3403. } else
  3404. goto fail;
  3405. } else {
  3406. priv->fw_ucode = fw;
  3407. rc = mwl8k_firmware_load_success(priv);
  3408. if (rc)
  3409. goto fail;
  3410. else
  3411. complete(&priv->firmware_loading_complete);
  3412. }
  3413. break;
  3414. case FW_STATE_LOADING_ALT:
  3415. if (!fw) {
  3416. printk(KERN_ERR "%s: Error requesting alt fw %s\n",
  3417. pci_name(priv->pdev), di->helper_image);
  3418. goto fail;
  3419. }
  3420. priv->fw_ucode = fw;
  3421. rc = mwl8k_firmware_load_success(priv);
  3422. if (rc)
  3423. goto fail;
  3424. else
  3425. complete(&priv->firmware_loading_complete);
  3426. break;
  3427. default:
  3428. printk(KERN_ERR "%s: Unexpected firmware loading state: %d\n",
  3429. MWL8K_NAME, priv->fw_state);
  3430. BUG_ON(1);
  3431. }
  3432. return;
  3433. fail:
  3434. priv->fw_state = FW_STATE_ERROR;
  3435. complete(&priv->firmware_loading_complete);
  3436. device_release_driver(&priv->pdev->dev);
  3437. mwl8k_release_firmware(priv);
  3438. }
  3439. static int mwl8k_init_firmware(struct ieee80211_hw *hw, char *fw_image,
  3440. bool nowait)
  3441. {
  3442. struct mwl8k_priv *priv = hw->priv;
  3443. int rc;
  3444. /* Reset firmware and hardware */
  3445. mwl8k_hw_reset(priv);
  3446. /* Ask userland hotplug daemon for the device firmware */
  3447. rc = mwl8k_request_firmware(priv, fw_image, nowait);
  3448. if (rc) {
  3449. wiphy_err(hw->wiphy, "Firmware files not found\n");
  3450. return rc;
  3451. }
  3452. if (nowait)
  3453. return rc;
  3454. /* Load firmware into hardware */
  3455. rc = mwl8k_load_firmware(hw);
  3456. if (rc)
  3457. wiphy_err(hw->wiphy, "Cannot start firmware\n");
  3458. /* Reclaim memory once firmware is successfully loaded */
  3459. mwl8k_release_firmware(priv);
  3460. return rc;
  3461. }
  3462. /* initialize hw after successfully loading a firmware image */
  3463. static int mwl8k_probe_hw(struct ieee80211_hw *hw)
  3464. {
  3465. struct mwl8k_priv *priv = hw->priv;
  3466. int rc = 0;
  3467. int i;
  3468. if (priv->ap_fw) {
  3469. priv->rxd_ops = priv->device_info->ap_rxd_ops;
  3470. if (priv->rxd_ops == NULL) {
  3471. wiphy_err(hw->wiphy,
  3472. "Driver does not have AP firmware image support for this hardware\n");
  3473. goto err_stop_firmware;
  3474. }
  3475. } else {
  3476. priv->rxd_ops = &rxd_sta_ops;
  3477. }
  3478. priv->sniffer_enabled = false;
  3479. priv->wmm_enabled = false;
  3480. priv->pending_tx_pkts = 0;
  3481. rc = mwl8k_rxq_init(hw, 0);
  3482. if (rc)
  3483. goto err_stop_firmware;
  3484. rxq_refill(hw, 0, INT_MAX);
  3485. for (i = 0; i < MWL8K_TX_QUEUES; i++) {
  3486. rc = mwl8k_txq_init(hw, i);
  3487. if (rc)
  3488. goto err_free_queues;
  3489. }
  3490. iowrite32(0, priv->regs + MWL8K_HIU_A2H_INTERRUPT_STATUS);
  3491. iowrite32(0, priv->regs + MWL8K_HIU_A2H_INTERRUPT_MASK);
  3492. iowrite32(MWL8K_A2H_INT_TX_DONE | MWL8K_A2H_INT_RX_READY,
  3493. priv->regs + MWL8K_HIU_A2H_INTERRUPT_CLEAR_SEL);
  3494. iowrite32(0xffffffff, priv->regs + MWL8K_HIU_A2H_INTERRUPT_STATUS_MASK);
  3495. rc = request_irq(priv->pdev->irq, mwl8k_interrupt,
  3496. IRQF_SHARED, MWL8K_NAME, hw);
  3497. if (rc) {
  3498. wiphy_err(hw->wiphy, "failed to register IRQ handler\n");
  3499. goto err_free_queues;
  3500. }
  3501. /*
  3502. * Temporarily enable interrupts. Initial firmware host
  3503. * commands use interrupts and avoid polling. Disable
  3504. * interrupts when done.
  3505. */
  3506. iowrite32(MWL8K_A2H_EVENTS, priv->regs + MWL8K_HIU_A2H_INTERRUPT_MASK);
  3507. /* Get config data, mac addrs etc */
  3508. if (priv->ap_fw) {
  3509. rc = mwl8k_cmd_get_hw_spec_ap(hw);
  3510. if (!rc)
  3511. rc = mwl8k_cmd_set_hw_spec(hw);
  3512. } else {
  3513. rc = mwl8k_cmd_get_hw_spec_sta(hw);
  3514. }
  3515. if (rc) {
  3516. wiphy_err(hw->wiphy, "Cannot initialise firmware\n");
  3517. goto err_free_irq;
  3518. }
  3519. /* Turn radio off */
  3520. rc = mwl8k_cmd_radio_disable(hw);
  3521. if (rc) {
  3522. wiphy_err(hw->wiphy, "Cannot disable\n");
  3523. goto err_free_irq;
  3524. }
  3525. /* Clear MAC address */
  3526. rc = mwl8k_cmd_set_mac_addr(hw, NULL, "\x00\x00\x00\x00\x00\x00");
  3527. if (rc) {
  3528. wiphy_err(hw->wiphy, "Cannot clear MAC address\n");
  3529. goto err_free_irq;
  3530. }
  3531. /* Disable interrupts */
  3532. iowrite32(0, priv->regs + MWL8K_HIU_A2H_INTERRUPT_MASK);
  3533. free_irq(priv->pdev->irq, hw);
  3534. wiphy_info(hw->wiphy, "%s v%d, %pm, %s firmware %u.%u.%u.%u\n",
  3535. priv->device_info->part_name,
  3536. priv->hw_rev, hw->wiphy->perm_addr,
  3537. priv->ap_fw ? "AP" : "STA",
  3538. (priv->fw_rev >> 24) & 0xff, (priv->fw_rev >> 16) & 0xff,
  3539. (priv->fw_rev >> 8) & 0xff, priv->fw_rev & 0xff);
  3540. return 0;
  3541. err_free_irq:
  3542. iowrite32(0, priv->regs + MWL8K_HIU_A2H_INTERRUPT_MASK);
  3543. free_irq(priv->pdev->irq, hw);
  3544. err_free_queues:
  3545. for (i = 0; i < MWL8K_TX_QUEUES; i++)
  3546. mwl8k_txq_deinit(hw, i);
  3547. mwl8k_rxq_deinit(hw, 0);
  3548. err_stop_firmware:
  3549. mwl8k_hw_reset(priv);
  3550. return rc;
  3551. }
  3552. /*
  3553. * invoke mwl8k_reload_firmware to change the firmware image after the device
  3554. * has already been registered
  3555. */
  3556. static int mwl8k_reload_firmware(struct ieee80211_hw *hw, char *fw_image)
  3557. {
  3558. int i, rc = 0;
  3559. struct mwl8k_priv *priv = hw->priv;
  3560. mwl8k_stop(hw);
  3561. mwl8k_rxq_deinit(hw, 0);
  3562. for (i = 0; i < MWL8K_TX_QUEUES; i++)
  3563. mwl8k_txq_deinit(hw, i);
  3564. rc = mwl8k_init_firmware(hw, fw_image, false);
  3565. if (rc)
  3566. goto fail;
  3567. rc = mwl8k_probe_hw(hw);
  3568. if (rc)
  3569. goto fail;
  3570. rc = mwl8k_start(hw);
  3571. if (rc)
  3572. goto fail;
  3573. rc = mwl8k_config(hw, ~0);
  3574. if (rc)
  3575. goto fail;
  3576. for (i = 0; i < MWL8K_TX_QUEUES; i++) {
  3577. rc = mwl8k_conf_tx(hw, i, &priv->wmm_params[i]);
  3578. if (rc)
  3579. goto fail;
  3580. }
  3581. return rc;
  3582. fail:
  3583. printk(KERN_WARNING "mwl8k: Failed to reload firmware image.\n");
  3584. return rc;
  3585. }
  3586. static int mwl8k_firmware_load_success(struct mwl8k_priv *priv)
  3587. {
  3588. struct ieee80211_hw *hw = priv->hw;
  3589. int i, rc;
  3590. rc = mwl8k_load_firmware(hw);
  3591. mwl8k_release_firmware(priv);
  3592. if (rc) {
  3593. wiphy_err(hw->wiphy, "Cannot start firmware\n");
  3594. return rc;
  3595. }
  3596. /*
  3597. * Extra headroom is the size of the required DMA header
  3598. * minus the size of the smallest 802.11 frame (CTS frame).
  3599. */
  3600. hw->extra_tx_headroom =
  3601. sizeof(struct mwl8k_dma_data) - sizeof(struct ieee80211_cts);
  3602. hw->channel_change_time = 10;
  3603. hw->queues = MWL8K_TX_QUEUES;
  3604. /* Set rssi values to dBm */
  3605. hw->flags |= IEEE80211_HW_SIGNAL_DBM;
  3606. hw->vif_data_size = sizeof(struct mwl8k_vif);
  3607. hw->sta_data_size = sizeof(struct mwl8k_sta);
  3608. priv->macids_used = 0;
  3609. INIT_LIST_HEAD(&priv->vif_list);
  3610. /* Set default radio state and preamble */
  3611. priv->radio_on = 0;
  3612. priv->radio_short_preamble = 0;
  3613. /* Finalize join worker */
  3614. INIT_WORK(&priv->finalize_join_worker, mwl8k_finalize_join_worker);
  3615. /* TX reclaim and RX tasklets. */
  3616. tasklet_init(&priv->poll_tx_task, mwl8k_tx_poll, (unsigned long)hw);
  3617. tasklet_disable(&priv->poll_tx_task);
  3618. tasklet_init(&priv->poll_rx_task, mwl8k_rx_poll, (unsigned long)hw);
  3619. tasklet_disable(&priv->poll_rx_task);
  3620. /* Power management cookie */
  3621. priv->cookie = pci_alloc_consistent(priv->pdev, 4, &priv->cookie_dma);
  3622. if (priv->cookie == NULL)
  3623. return -ENOMEM;
  3624. mutex_init(&priv->fw_mutex);
  3625. priv->fw_mutex_owner = NULL;
  3626. priv->fw_mutex_depth = 0;
  3627. priv->hostcmd_wait = NULL;
  3628. spin_lock_init(&priv->tx_lock);
  3629. priv->tx_wait = NULL;
  3630. rc = mwl8k_probe_hw(hw);
  3631. if (rc)
  3632. goto err_free_cookie;
  3633. hw->wiphy->interface_modes = 0;
  3634. if (priv->ap_macids_supported || priv->device_info->fw_image_ap)
  3635. hw->wiphy->interface_modes |= BIT(NL80211_IFTYPE_AP);
  3636. if (priv->sta_macids_supported || priv->device_info->fw_image_sta)
  3637. hw->wiphy->interface_modes |= BIT(NL80211_IFTYPE_STATION);
  3638. rc = ieee80211_register_hw(hw);
  3639. if (rc) {
  3640. wiphy_err(hw->wiphy, "Cannot register device\n");
  3641. goto err_unprobe_hw;
  3642. }
  3643. return 0;
  3644. err_unprobe_hw:
  3645. for (i = 0; i < MWL8K_TX_QUEUES; i++)
  3646. mwl8k_txq_deinit(hw, i);
  3647. mwl8k_rxq_deinit(hw, 0);
  3648. err_free_cookie:
  3649. if (priv->cookie != NULL)
  3650. pci_free_consistent(priv->pdev, 4,
  3651. priv->cookie, priv->cookie_dma);
  3652. return rc;
  3653. }
  3654. static int __devinit mwl8k_probe(struct pci_dev *pdev,
  3655. const struct pci_device_id *id)
  3656. {
  3657. static int printed_version;
  3658. struct ieee80211_hw *hw;
  3659. struct mwl8k_priv *priv;
  3660. struct mwl8k_device_info *di;
  3661. int rc;
  3662. if (!printed_version) {
  3663. printk(KERN_INFO "%s version %s\n", MWL8K_DESC, MWL8K_VERSION);
  3664. printed_version = 1;
  3665. }
  3666. rc = pci_enable_device(pdev);
  3667. if (rc) {
  3668. printk(KERN_ERR "%s: Cannot enable new PCI device\n",
  3669. MWL8K_NAME);
  3670. return rc;
  3671. }
  3672. rc = pci_request_regions(pdev, MWL8K_NAME);
  3673. if (rc) {
  3674. printk(KERN_ERR "%s: Cannot obtain PCI resources\n",
  3675. MWL8K_NAME);
  3676. goto err_disable_device;
  3677. }
  3678. pci_set_master(pdev);
  3679. hw = ieee80211_alloc_hw(sizeof(*priv), &mwl8k_ops);
  3680. if (hw == NULL) {
  3681. printk(KERN_ERR "%s: ieee80211 alloc failed\n", MWL8K_NAME);
  3682. rc = -ENOMEM;
  3683. goto err_free_reg;
  3684. }
  3685. SET_IEEE80211_DEV(hw, &pdev->dev);
  3686. pci_set_drvdata(pdev, hw);
  3687. priv = hw->priv;
  3688. priv->hw = hw;
  3689. priv->pdev = pdev;
  3690. priv->device_info = &mwl8k_info_tbl[id->driver_data];
  3691. priv->sram = pci_iomap(pdev, 0, 0x10000);
  3692. if (priv->sram == NULL) {
  3693. wiphy_err(hw->wiphy, "Cannot map device SRAM\n");
  3694. goto err_iounmap;
  3695. }
  3696. /*
  3697. * If BAR0 is a 32 bit BAR, the register BAR will be BAR1.
  3698. * If BAR0 is a 64 bit BAR, the register BAR will be BAR2.
  3699. */
  3700. priv->regs = pci_iomap(pdev, 1, 0x10000);
  3701. if (priv->regs == NULL) {
  3702. priv->regs = pci_iomap(pdev, 2, 0x10000);
  3703. if (priv->regs == NULL) {
  3704. wiphy_err(hw->wiphy, "Cannot map device registers\n");
  3705. goto err_iounmap;
  3706. }
  3707. }
  3708. /*
  3709. * Choose the initial fw image depending on user input. If a second
  3710. * image is available, make it the alternative image that will be
  3711. * loaded if the first one fails.
  3712. */
  3713. init_completion(&priv->firmware_loading_complete);
  3714. di = priv->device_info;
  3715. if (ap_mode_default && di->fw_image_ap) {
  3716. priv->fw_pref = di->fw_image_ap;
  3717. priv->fw_alt = di->fw_image_sta;
  3718. } else if (!ap_mode_default && di->fw_image_sta) {
  3719. priv->fw_pref = di->fw_image_sta;
  3720. priv->fw_alt = di->fw_image_ap;
  3721. } else if (ap_mode_default && !di->fw_image_ap && di->fw_image_sta) {
  3722. printk(KERN_WARNING "AP fw is unavailable. Using STA fw.");
  3723. priv->fw_pref = di->fw_image_sta;
  3724. } else if (!ap_mode_default && !di->fw_image_sta && di->fw_image_ap) {
  3725. printk(KERN_WARNING "STA fw is unavailable. Using AP fw.");
  3726. priv->fw_pref = di->fw_image_ap;
  3727. }
  3728. rc = mwl8k_init_firmware(hw, priv->fw_pref, true);
  3729. if (rc)
  3730. goto err_stop_firmware;
  3731. return rc;
  3732. err_stop_firmware:
  3733. mwl8k_hw_reset(priv);
  3734. err_iounmap:
  3735. if (priv->regs != NULL)
  3736. pci_iounmap(pdev, priv->regs);
  3737. if (priv->sram != NULL)
  3738. pci_iounmap(pdev, priv->sram);
  3739. pci_set_drvdata(pdev, NULL);
  3740. ieee80211_free_hw(hw);
  3741. err_free_reg:
  3742. pci_release_regions(pdev);
  3743. err_disable_device:
  3744. pci_disable_device(pdev);
  3745. return rc;
  3746. }
  3747. static void __devexit mwl8k_shutdown(struct pci_dev *pdev)
  3748. {
  3749. printk(KERN_ERR "===>%s(%u)\n", __func__, __LINE__);
  3750. }
  3751. static void __devexit mwl8k_remove(struct pci_dev *pdev)
  3752. {
  3753. struct ieee80211_hw *hw = pci_get_drvdata(pdev);
  3754. struct mwl8k_priv *priv;
  3755. int i;
  3756. if (hw == NULL)
  3757. return;
  3758. priv = hw->priv;
  3759. wait_for_completion(&priv->firmware_loading_complete);
  3760. if (priv->fw_state == FW_STATE_ERROR) {
  3761. mwl8k_hw_reset(priv);
  3762. goto unmap;
  3763. }
  3764. ieee80211_stop_queues(hw);
  3765. ieee80211_unregister_hw(hw);
  3766. /* Remove TX reclaim and RX tasklets. */
  3767. tasklet_kill(&priv->poll_tx_task);
  3768. tasklet_kill(&priv->poll_rx_task);
  3769. /* Stop hardware */
  3770. mwl8k_hw_reset(priv);
  3771. /* Return all skbs to mac80211 */
  3772. for (i = 0; i < MWL8K_TX_QUEUES; i++)
  3773. mwl8k_txq_reclaim(hw, i, INT_MAX, 1);
  3774. for (i = 0; i < MWL8K_TX_QUEUES; i++)
  3775. mwl8k_txq_deinit(hw, i);
  3776. mwl8k_rxq_deinit(hw, 0);
  3777. pci_free_consistent(priv->pdev, 4, priv->cookie, priv->cookie_dma);
  3778. unmap:
  3779. pci_iounmap(pdev, priv->regs);
  3780. pci_iounmap(pdev, priv->sram);
  3781. pci_set_drvdata(pdev, NULL);
  3782. ieee80211_free_hw(hw);
  3783. pci_release_regions(pdev);
  3784. pci_disable_device(pdev);
  3785. }
  3786. static struct pci_driver mwl8k_driver = {
  3787. .name = MWL8K_NAME,
  3788. .id_table = mwl8k_pci_id_table,
  3789. .probe = mwl8k_probe,
  3790. .remove = __devexit_p(mwl8k_remove),
  3791. .shutdown = __devexit_p(mwl8k_shutdown),
  3792. };
  3793. static int __init mwl8k_init(void)
  3794. {
  3795. return pci_register_driver(&mwl8k_driver);
  3796. }
  3797. static void __exit mwl8k_exit(void)
  3798. {
  3799. pci_unregister_driver(&mwl8k_driver);
  3800. }
  3801. module_init(mwl8k_init);
  3802. module_exit(mwl8k_exit);
  3803. MODULE_DESCRIPTION(MWL8K_DESC);
  3804. MODULE_VERSION(MWL8K_VERSION);
  3805. MODULE_AUTHOR("Lennert Buytenhek <buytenh@marvell.com>");
  3806. MODULE_LICENSE("GPL");