netxen_nic_init.c 35 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359
  1. /*
  2. * Copyright (C) 2003 - 2006 NetXen, Inc.
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  18. * MA 02111-1307, USA.
  19. *
  20. * The full GNU General Public License is included in this distribution
  21. * in the file called LICENSE.
  22. *
  23. * Contact Information:
  24. * info@netxen.com
  25. * NetXen,
  26. * 3965 Freedom Circle, Fourth floor,
  27. * Santa Clara, CA 95054
  28. *
  29. *
  30. * Source file for NIC routines to initialize the Phantom Hardware
  31. *
  32. */
  33. #include <linux/netdevice.h>
  34. #include <linux/delay.h>
  35. #include "netxen_nic.h"
  36. #include "netxen_nic_hw.h"
  37. #include "netxen_nic_phan_reg.h"
  38. struct crb_addr_pair {
  39. u32 addr;
  40. u32 data;
  41. };
  42. #define NETXEN_MAX_CRB_XFORM 60
  43. static unsigned int crb_addr_xform[NETXEN_MAX_CRB_XFORM];
  44. #define NETXEN_ADDR_ERROR (0xffffffff)
  45. #define crb_addr_transform(name) \
  46. crb_addr_xform[NETXEN_HW_PX_MAP_CRB_##name] = \
  47. NETXEN_HW_CRB_HUB_AGT_ADR_##name << 20
  48. #define NETXEN_NIC_XDMA_RESET 0x8000ff
  49. static void netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  50. uint32_t ctx, uint32_t ringid);
  51. #if 0
  52. static void netxen_nic_locked_write_reg(struct netxen_adapter *adapter,
  53. unsigned long off, int *data)
  54. {
  55. void __iomem *addr = pci_base_offset(adapter, off);
  56. writel(*data, addr);
  57. }
  58. #endif /* 0 */
  59. static void crb_addr_transform_setup(void)
  60. {
  61. crb_addr_transform(XDMA);
  62. crb_addr_transform(TIMR);
  63. crb_addr_transform(SRE);
  64. crb_addr_transform(SQN3);
  65. crb_addr_transform(SQN2);
  66. crb_addr_transform(SQN1);
  67. crb_addr_transform(SQN0);
  68. crb_addr_transform(SQS3);
  69. crb_addr_transform(SQS2);
  70. crb_addr_transform(SQS1);
  71. crb_addr_transform(SQS0);
  72. crb_addr_transform(RPMX7);
  73. crb_addr_transform(RPMX6);
  74. crb_addr_transform(RPMX5);
  75. crb_addr_transform(RPMX4);
  76. crb_addr_transform(RPMX3);
  77. crb_addr_transform(RPMX2);
  78. crb_addr_transform(RPMX1);
  79. crb_addr_transform(RPMX0);
  80. crb_addr_transform(ROMUSB);
  81. crb_addr_transform(SN);
  82. crb_addr_transform(QMN);
  83. crb_addr_transform(QMS);
  84. crb_addr_transform(PGNI);
  85. crb_addr_transform(PGND);
  86. crb_addr_transform(PGN3);
  87. crb_addr_transform(PGN2);
  88. crb_addr_transform(PGN1);
  89. crb_addr_transform(PGN0);
  90. crb_addr_transform(PGSI);
  91. crb_addr_transform(PGSD);
  92. crb_addr_transform(PGS3);
  93. crb_addr_transform(PGS2);
  94. crb_addr_transform(PGS1);
  95. crb_addr_transform(PGS0);
  96. crb_addr_transform(PS);
  97. crb_addr_transform(PH);
  98. crb_addr_transform(NIU);
  99. crb_addr_transform(I2Q);
  100. crb_addr_transform(EG);
  101. crb_addr_transform(MN);
  102. crb_addr_transform(MS);
  103. crb_addr_transform(CAS2);
  104. crb_addr_transform(CAS1);
  105. crb_addr_transform(CAS0);
  106. crb_addr_transform(CAM);
  107. crb_addr_transform(C2C1);
  108. crb_addr_transform(C2C0);
  109. crb_addr_transform(SMB);
  110. crb_addr_transform(OCM0);
  111. crb_addr_transform(I2C0);
  112. }
  113. int netxen_init_firmware(struct netxen_adapter *adapter)
  114. {
  115. u32 state = 0, loops = 0, err = 0;
  116. /* Window 1 call */
  117. state = readl(NETXEN_CRB_NORMALIZE(adapter, CRB_CMDPEG_STATE));
  118. if (state == PHAN_INITIALIZE_ACK)
  119. return 0;
  120. while (state != PHAN_INITIALIZE_COMPLETE && loops < 2000) {
  121. udelay(100);
  122. /* Window 1 call */
  123. state = readl(NETXEN_CRB_NORMALIZE(adapter, CRB_CMDPEG_STATE));
  124. loops++;
  125. }
  126. if (loops >= 2000) {
  127. printk(KERN_ERR "Cmd Peg initialization not complete:%x.\n",
  128. state);
  129. err = -EIO;
  130. return err;
  131. }
  132. /* Window 1 call */
  133. writel(INTR_SCHEME_PERPORT,
  134. NETXEN_CRB_NORMALIZE(adapter, CRB_NIC_CAPABILITIES_HOST));
  135. writel(MSI_MODE_MULTIFUNC,
  136. NETXEN_CRB_NORMALIZE(adapter, CRB_NIC_MSI_MODE_HOST));
  137. writel(MPORT_MULTI_FUNCTION_MODE,
  138. NETXEN_CRB_NORMALIZE(adapter, CRB_MPORT_MODE));
  139. writel(PHAN_INITIALIZE_ACK,
  140. NETXEN_CRB_NORMALIZE(adapter, CRB_CMDPEG_STATE));
  141. return err;
  142. }
  143. void netxen_initialize_adapter_sw(struct netxen_adapter *adapter)
  144. {
  145. int ctxid, ring;
  146. u32 i;
  147. u32 num_rx_bufs = 0;
  148. struct netxen_rcv_desc_ctx *rcv_desc;
  149. DPRINTK(INFO, "initializing some queues: %p\n", adapter);
  150. for (ctxid = 0; ctxid < MAX_RCV_CTX; ++ctxid) {
  151. for (ring = 0; ring < NUM_RCV_DESC_RINGS; ring++) {
  152. struct netxen_rx_buffer *rx_buf;
  153. rcv_desc = &adapter->recv_ctx[ctxid].rcv_desc[ring];
  154. rcv_desc->begin_alloc = 0;
  155. rx_buf = rcv_desc->rx_buf_arr;
  156. num_rx_bufs = rcv_desc->max_rx_desc_count;
  157. /*
  158. * Now go through all of them, set reference handles
  159. * and put them in the queues.
  160. */
  161. for (i = 0; i < num_rx_bufs; i++) {
  162. rx_buf->ref_handle = i;
  163. rx_buf->state = NETXEN_BUFFER_FREE;
  164. DPRINTK(INFO, "Rx buf:ctx%d i(%d) rx_buf:"
  165. "%p\n", ctxid, i, rx_buf);
  166. rx_buf++;
  167. }
  168. }
  169. }
  170. }
  171. void netxen_initialize_adapter_ops(struct netxen_adapter *adapter)
  172. {
  173. switch (adapter->ahw.board_type) {
  174. case NETXEN_NIC_GBE:
  175. adapter->enable_phy_interrupts =
  176. netxen_niu_gbe_enable_phy_interrupts;
  177. adapter->disable_phy_interrupts =
  178. netxen_niu_gbe_disable_phy_interrupts;
  179. adapter->handle_phy_intr = netxen_nic_gbe_handle_phy_intr;
  180. adapter->macaddr_set = netxen_niu_macaddr_set;
  181. adapter->set_mtu = netxen_nic_set_mtu_gb;
  182. adapter->set_promisc = netxen_niu_set_promiscuous_mode;
  183. adapter->phy_read = netxen_niu_gbe_phy_read;
  184. adapter->phy_write = netxen_niu_gbe_phy_write;
  185. adapter->init_niu = netxen_nic_init_niu_gb;
  186. adapter->stop_port = netxen_niu_disable_gbe_port;
  187. break;
  188. case NETXEN_NIC_XGBE:
  189. adapter->enable_phy_interrupts =
  190. netxen_niu_xgbe_enable_phy_interrupts;
  191. adapter->disable_phy_interrupts =
  192. netxen_niu_xgbe_disable_phy_interrupts;
  193. adapter->handle_phy_intr = netxen_nic_xgbe_handle_phy_intr;
  194. adapter->macaddr_set = netxen_niu_xg_macaddr_set;
  195. adapter->set_mtu = netxen_nic_set_mtu_xgb;
  196. adapter->init_port = netxen_niu_xg_init_port;
  197. adapter->set_promisc = netxen_niu_xg_set_promiscuous_mode;
  198. adapter->stop_port = netxen_niu_disable_xg_port;
  199. break;
  200. default:
  201. break;
  202. }
  203. }
  204. /*
  205. * netxen_decode_crb_addr(0 - utility to translate from internal Phantom CRB
  206. * address to external PCI CRB address.
  207. */
  208. static u32 netxen_decode_crb_addr(u32 addr)
  209. {
  210. int i;
  211. u32 base_addr, offset, pci_base;
  212. crb_addr_transform_setup();
  213. pci_base = NETXEN_ADDR_ERROR;
  214. base_addr = addr & 0xfff00000;
  215. offset = addr & 0x000fffff;
  216. for (i = 0; i < NETXEN_MAX_CRB_XFORM; i++) {
  217. if (crb_addr_xform[i] == base_addr) {
  218. pci_base = i << 20;
  219. break;
  220. }
  221. }
  222. if (pci_base == NETXEN_ADDR_ERROR)
  223. return pci_base;
  224. else
  225. return (pci_base + offset);
  226. }
  227. static long rom_max_timeout = 100;
  228. static long rom_lock_timeout = 10000;
  229. #if 0
  230. static long rom_write_timeout = 700;
  231. #endif
  232. static int rom_lock(struct netxen_adapter *adapter)
  233. {
  234. int iter;
  235. u32 done = 0;
  236. int timeout = 0;
  237. while (!done) {
  238. /* acquire semaphore2 from PCI HW block */
  239. netxen_nic_read_w0(adapter, NETXEN_PCIE_REG(PCIE_SEM2_LOCK),
  240. &done);
  241. if (done == 1)
  242. break;
  243. if (timeout >= rom_lock_timeout)
  244. return -EIO;
  245. timeout++;
  246. /*
  247. * Yield CPU
  248. */
  249. if (!in_atomic())
  250. schedule();
  251. else {
  252. for (iter = 0; iter < 20; iter++)
  253. cpu_relax(); /*This a nop instr on i386 */
  254. }
  255. }
  256. netxen_nic_reg_write(adapter, NETXEN_ROM_LOCK_ID, ROM_LOCK_DRIVER);
  257. return 0;
  258. }
  259. static int netxen_wait_rom_done(struct netxen_adapter *adapter)
  260. {
  261. long timeout = 0;
  262. long done = 0;
  263. while (done == 0) {
  264. done = netxen_nic_reg_read(adapter, NETXEN_ROMUSB_GLB_STATUS);
  265. done &= 2;
  266. timeout++;
  267. if (timeout >= rom_max_timeout) {
  268. printk("Timeout reached waiting for rom done");
  269. return -EIO;
  270. }
  271. }
  272. return 0;
  273. }
  274. #if 0
  275. static int netxen_rom_wren(struct netxen_adapter *adapter)
  276. {
  277. /* Set write enable latch in ROM status register */
  278. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  279. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE,
  280. M25P_INSTR_WREN);
  281. if (netxen_wait_rom_done(adapter)) {
  282. return -1;
  283. }
  284. return 0;
  285. }
  286. static unsigned int netxen_rdcrbreg(struct netxen_adapter *adapter,
  287. unsigned int addr)
  288. {
  289. unsigned int data = 0xdeaddead;
  290. data = netxen_nic_reg_read(adapter, addr);
  291. return data;
  292. }
  293. static int netxen_do_rom_rdsr(struct netxen_adapter *adapter)
  294. {
  295. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE,
  296. M25P_INSTR_RDSR);
  297. if (netxen_wait_rom_done(adapter)) {
  298. return -1;
  299. }
  300. return netxen_rdcrbreg(adapter, NETXEN_ROMUSB_ROM_RDATA);
  301. }
  302. #endif
  303. static void netxen_rom_unlock(struct netxen_adapter *adapter)
  304. {
  305. u32 val;
  306. /* release semaphore2 */
  307. netxen_nic_read_w0(adapter, NETXEN_PCIE_REG(PCIE_SEM2_UNLOCK), &val);
  308. }
  309. #if 0
  310. static int netxen_rom_wip_poll(struct netxen_adapter *adapter)
  311. {
  312. long timeout = 0;
  313. long wip = 1;
  314. int val;
  315. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  316. while (wip != 0) {
  317. val = netxen_do_rom_rdsr(adapter);
  318. wip = val & 1;
  319. timeout++;
  320. if (timeout > rom_max_timeout) {
  321. return -1;
  322. }
  323. }
  324. return 0;
  325. }
  326. static int do_rom_fast_write(struct netxen_adapter *adapter, int addr,
  327. int data)
  328. {
  329. if (netxen_rom_wren(adapter)) {
  330. return -1;
  331. }
  332. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_WDATA, data);
  333. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  334. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  335. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE,
  336. M25P_INSTR_PP);
  337. if (netxen_wait_rom_done(adapter)) {
  338. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  339. return -1;
  340. }
  341. return netxen_rom_wip_poll(adapter);
  342. }
  343. #endif
  344. static int do_rom_fast_read(struct netxen_adapter *adapter,
  345. int addr, int *valp)
  346. {
  347. cond_resched();
  348. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  349. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  350. udelay(100); /* prevent bursting on CRB */
  351. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  352. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  353. if (netxen_wait_rom_done(adapter)) {
  354. printk("Error waiting for rom done\n");
  355. return -EIO;
  356. }
  357. /* reset abyte_cnt and dummy_byte_cnt */
  358. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  359. udelay(100); /* prevent bursting on CRB */
  360. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  361. *valp = netxen_nic_reg_read(adapter, NETXEN_ROMUSB_ROM_RDATA);
  362. return 0;
  363. }
  364. static int do_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  365. u8 *bytes, size_t size)
  366. {
  367. int addridx;
  368. int ret = 0;
  369. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  370. int v;
  371. ret = do_rom_fast_read(adapter, addridx, &v);
  372. if (ret != 0)
  373. break;
  374. *(__le32 *)bytes = cpu_to_le32(v);
  375. bytes += 4;
  376. }
  377. return ret;
  378. }
  379. int
  380. netxen_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  381. u8 *bytes, size_t size)
  382. {
  383. int ret;
  384. ret = rom_lock(adapter);
  385. if (ret < 0)
  386. return ret;
  387. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  388. netxen_rom_unlock(adapter);
  389. return ret;
  390. }
  391. int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
  392. {
  393. int ret;
  394. if (rom_lock(adapter) != 0)
  395. return -EIO;
  396. ret = do_rom_fast_read(adapter, addr, valp);
  397. netxen_rom_unlock(adapter);
  398. return ret;
  399. }
  400. #if 0
  401. int netxen_rom_fast_write(struct netxen_adapter *adapter, int addr, int data)
  402. {
  403. int ret = 0;
  404. if (rom_lock(adapter) != 0) {
  405. return -1;
  406. }
  407. ret = do_rom_fast_write(adapter, addr, data);
  408. netxen_rom_unlock(adapter);
  409. return ret;
  410. }
  411. static int do_rom_fast_write_words(struct netxen_adapter *adapter,
  412. int addr, u8 *bytes, size_t size)
  413. {
  414. int addridx = addr;
  415. int ret = 0;
  416. while (addridx < (addr + size)) {
  417. int last_attempt = 0;
  418. int timeout = 0;
  419. int data;
  420. data = le32_to_cpu((*(__le32*)bytes));
  421. ret = do_rom_fast_write(adapter, addridx, data);
  422. if (ret < 0)
  423. return ret;
  424. while(1) {
  425. int data1;
  426. ret = do_rom_fast_read(adapter, addridx, &data1);
  427. if (ret < 0)
  428. return ret;
  429. if (data1 == data)
  430. break;
  431. if (timeout++ >= rom_write_timeout) {
  432. if (last_attempt++ < 4) {
  433. ret = do_rom_fast_write(adapter,
  434. addridx, data);
  435. if (ret < 0)
  436. return ret;
  437. }
  438. else {
  439. printk(KERN_INFO "Data write did not "
  440. "succeed at address 0x%x\n", addridx);
  441. break;
  442. }
  443. }
  444. }
  445. bytes += 4;
  446. addridx += 4;
  447. }
  448. return ret;
  449. }
  450. int netxen_rom_fast_write_words(struct netxen_adapter *adapter, int addr,
  451. u8 *bytes, size_t size)
  452. {
  453. int ret = 0;
  454. ret = rom_lock(adapter);
  455. if (ret < 0)
  456. return ret;
  457. ret = do_rom_fast_write_words(adapter, addr, bytes, size);
  458. netxen_rom_unlock(adapter);
  459. return ret;
  460. }
  461. static int netxen_rom_wrsr(struct netxen_adapter *adapter, int data)
  462. {
  463. int ret;
  464. ret = netxen_rom_wren(adapter);
  465. if (ret < 0)
  466. return ret;
  467. netxen_crb_writelit_adapter(adapter, NETXEN_ROMUSB_ROM_WDATA, data);
  468. netxen_crb_writelit_adapter(adapter,
  469. NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0x1);
  470. ret = netxen_wait_rom_done(adapter);
  471. if (ret < 0)
  472. return ret;
  473. return netxen_rom_wip_poll(adapter);
  474. }
  475. static int netxen_rom_rdsr(struct netxen_adapter *adapter)
  476. {
  477. int ret;
  478. ret = rom_lock(adapter);
  479. if (ret < 0)
  480. return ret;
  481. ret = netxen_do_rom_rdsr(adapter);
  482. netxen_rom_unlock(adapter);
  483. return ret;
  484. }
  485. int netxen_backup_crbinit(struct netxen_adapter *adapter)
  486. {
  487. int ret = FLASH_SUCCESS;
  488. int val;
  489. char *buffer = kmalloc(NETXEN_FLASH_SECTOR_SIZE, GFP_KERNEL);
  490. if (!buffer)
  491. return -ENOMEM;
  492. /* unlock sector 63 */
  493. val = netxen_rom_rdsr(adapter);
  494. val = val & 0xe3;
  495. ret = netxen_rom_wrsr(adapter, val);
  496. if (ret != FLASH_SUCCESS)
  497. goto out_kfree;
  498. ret = netxen_rom_wip_poll(adapter);
  499. if (ret != FLASH_SUCCESS)
  500. goto out_kfree;
  501. /* copy sector 0 to sector 63 */
  502. ret = netxen_rom_fast_read_words(adapter, NETXEN_CRBINIT_START,
  503. buffer, NETXEN_FLASH_SECTOR_SIZE);
  504. if (ret != FLASH_SUCCESS)
  505. goto out_kfree;
  506. ret = netxen_rom_fast_write_words(adapter, NETXEN_FIXED_START,
  507. buffer, NETXEN_FLASH_SECTOR_SIZE);
  508. if (ret != FLASH_SUCCESS)
  509. goto out_kfree;
  510. /* lock sector 63 */
  511. val = netxen_rom_rdsr(adapter);
  512. if (!(val & 0x8)) {
  513. val |= (0x1 << 2);
  514. /* lock sector 63 */
  515. if (netxen_rom_wrsr(adapter, val) == 0) {
  516. ret = netxen_rom_wip_poll(adapter);
  517. if (ret != FLASH_SUCCESS)
  518. goto out_kfree;
  519. /* lock SR writes */
  520. ret = netxen_rom_wip_poll(adapter);
  521. if (ret != FLASH_SUCCESS)
  522. goto out_kfree;
  523. }
  524. }
  525. out_kfree:
  526. kfree(buffer);
  527. return ret;
  528. }
  529. static int netxen_do_rom_se(struct netxen_adapter *adapter, int addr)
  530. {
  531. netxen_rom_wren(adapter);
  532. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  533. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  534. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE,
  535. M25P_INSTR_SE);
  536. if (netxen_wait_rom_done(adapter)) {
  537. netxen_nic_reg_write(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  538. return -1;
  539. }
  540. return netxen_rom_wip_poll(adapter);
  541. }
  542. static void check_erased_flash(struct netxen_adapter *adapter, int addr)
  543. {
  544. int i;
  545. int val;
  546. int count = 0, erased_errors = 0;
  547. int range;
  548. range = (addr == NETXEN_USER_START) ?
  549. NETXEN_FIXED_START : addr + NETXEN_FLASH_SECTOR_SIZE;
  550. for (i = addr; i < range; i += 4) {
  551. netxen_rom_fast_read(adapter, i, &val);
  552. if (val != 0xffffffff)
  553. erased_errors++;
  554. count++;
  555. }
  556. if (erased_errors)
  557. printk(KERN_INFO "0x%x out of 0x%x words fail to be erased "
  558. "for sector address: %x\n", erased_errors, count, addr);
  559. }
  560. int netxen_rom_se(struct netxen_adapter *adapter, int addr)
  561. {
  562. int ret = 0;
  563. if (rom_lock(adapter) != 0) {
  564. return -1;
  565. }
  566. ret = netxen_do_rom_se(adapter, addr);
  567. netxen_rom_unlock(adapter);
  568. msleep(30);
  569. check_erased_flash(adapter, addr);
  570. return ret;
  571. }
  572. static int netxen_flash_erase_sections(struct netxen_adapter *adapter,
  573. int start, int end)
  574. {
  575. int ret = FLASH_SUCCESS;
  576. int i;
  577. for (i = start; i < end; i++) {
  578. ret = netxen_rom_se(adapter, i * NETXEN_FLASH_SECTOR_SIZE);
  579. if (ret)
  580. break;
  581. ret = netxen_rom_wip_poll(adapter);
  582. if (ret < 0)
  583. return ret;
  584. }
  585. return ret;
  586. }
  587. int
  588. netxen_flash_erase_secondary(struct netxen_adapter *adapter)
  589. {
  590. int ret = FLASH_SUCCESS;
  591. int start, end;
  592. start = NETXEN_SECONDARY_START / NETXEN_FLASH_SECTOR_SIZE;
  593. end = NETXEN_USER_START / NETXEN_FLASH_SECTOR_SIZE;
  594. ret = netxen_flash_erase_sections(adapter, start, end);
  595. return ret;
  596. }
  597. int
  598. netxen_flash_erase_primary(struct netxen_adapter *adapter)
  599. {
  600. int ret = FLASH_SUCCESS;
  601. int start, end;
  602. start = NETXEN_PRIMARY_START / NETXEN_FLASH_SECTOR_SIZE;
  603. end = NETXEN_SECONDARY_START / NETXEN_FLASH_SECTOR_SIZE;
  604. ret = netxen_flash_erase_sections(adapter, start, end);
  605. return ret;
  606. }
  607. void netxen_halt_pegs(struct netxen_adapter *adapter)
  608. {
  609. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_0 + 0x3c, 1);
  610. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_1 + 0x3c, 1);
  611. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_2 + 0x3c, 1);
  612. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_3 + 0x3c, 1);
  613. }
  614. int netxen_flash_unlock(struct netxen_adapter *adapter)
  615. {
  616. int ret = 0;
  617. ret = netxen_rom_wrsr(adapter, 0);
  618. if (ret < 0)
  619. return ret;
  620. ret = netxen_rom_wren(adapter);
  621. if (ret < 0)
  622. return ret;
  623. return ret;
  624. }
  625. #endif /* 0 */
  626. #define NETXEN_BOARDTYPE 0x4008
  627. #define NETXEN_BOARDNUM 0x400c
  628. #define NETXEN_CHIPNUM 0x4010
  629. #define NETXEN_ROMBUS_RESET 0xFFFFFFFF
  630. int netxen_pinit_from_rom(struct netxen_adapter *adapter, int verbose)
  631. {
  632. int addr, val;
  633. int n, i;
  634. int init_delay = 0;
  635. struct crb_addr_pair *buf;
  636. u32 off;
  637. /* resetall */
  638. netxen_crb_writelit_adapter(adapter, NETXEN_ROMUSB_GLB_SW_RESET,
  639. NETXEN_ROMBUS_RESET);
  640. if (verbose) {
  641. if (netxen_rom_fast_read(adapter, NETXEN_BOARDTYPE, &val) == 0)
  642. printk("P2 ROM board type: 0x%08x\n", val);
  643. else
  644. printk("Could not read board type\n");
  645. if (netxen_rom_fast_read(adapter, NETXEN_BOARDNUM, &val) == 0)
  646. printk("P2 ROM board num: 0x%08x\n", val);
  647. else
  648. printk("Could not read board number\n");
  649. if (netxen_rom_fast_read(adapter, NETXEN_CHIPNUM, &val) == 0)
  650. printk("P2 ROM chip num: 0x%08x\n", val);
  651. else
  652. printk("Could not read chip number\n");
  653. }
  654. if (netxen_rom_fast_read(adapter, 0, &n) == 0 && (n & 0x80000000)) {
  655. n &= ~0x80000000;
  656. if (n < 0x400) {
  657. if (verbose)
  658. printk("%s: %d CRB init values found"
  659. " in ROM.\n", netxen_nic_driver_name, n);
  660. } else {
  661. printk("%s:n=0x%x Error! NetXen card flash not"
  662. " initialized.\n", __FUNCTION__, n);
  663. return -EIO;
  664. }
  665. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  666. if (buf == NULL) {
  667. printk("%s: netxen_pinit_from_rom: Unable to calloc "
  668. "memory.\n", netxen_nic_driver_name);
  669. return -ENOMEM;
  670. }
  671. for (i = 0; i < n; i++) {
  672. if (netxen_rom_fast_read(adapter, 8 * i + 4, &val) != 0
  673. || netxen_rom_fast_read(adapter, 8 * i + 8,
  674. &addr) != 0)
  675. return -EIO;
  676. buf[i].addr = addr;
  677. buf[i].data = val;
  678. if (verbose)
  679. printk("%s: PCI: 0x%08x == 0x%08x\n",
  680. netxen_nic_driver_name, (unsigned int)
  681. netxen_decode_crb_addr(addr), val);
  682. }
  683. for (i = 0; i < n; i++) {
  684. off = netxen_decode_crb_addr(buf[i].addr);
  685. if (off == NETXEN_ADDR_ERROR) {
  686. printk(KERN_ERR"CRB init value out of range %x\n",
  687. buf[i].addr);
  688. continue;
  689. }
  690. off += NETXEN_PCI_CRBSPACE;
  691. /* skipping cold reboot MAGIC */
  692. if (off == NETXEN_CAM_RAM(0x1fc))
  693. continue;
  694. /* After writing this register, HW needs time for CRB */
  695. /* to quiet down (else crb_window returns 0xffffffff) */
  696. if (off == NETXEN_ROMUSB_GLB_SW_RESET) {
  697. init_delay = 1;
  698. /* hold xdma in reset also */
  699. buf[i].data = NETXEN_NIC_XDMA_RESET;
  700. }
  701. netxen_nic_hw_write_wx(adapter, off, &buf[i].data, 4);
  702. if (init_delay == 1) {
  703. msleep(1000);
  704. init_delay = 0;
  705. }
  706. msleep(1);
  707. }
  708. kfree(buf);
  709. /* disable_peg_cache_all */
  710. /* unreset_net_cache */
  711. netxen_nic_hw_read_wx(adapter, NETXEN_ROMUSB_GLB_SW_RESET, &val,
  712. 4);
  713. netxen_crb_writelit_adapter(adapter, NETXEN_ROMUSB_GLB_SW_RESET,
  714. (val & 0xffffff0f));
  715. /* p2dn replyCount */
  716. netxen_crb_writelit_adapter(adapter,
  717. NETXEN_CRB_PEG_NET_D + 0xec, 0x1e);
  718. /* disable_peg_cache 0 */
  719. netxen_crb_writelit_adapter(adapter,
  720. NETXEN_CRB_PEG_NET_D + 0x4c, 8);
  721. /* disable_peg_cache 1 */
  722. netxen_crb_writelit_adapter(adapter,
  723. NETXEN_CRB_PEG_NET_I + 0x4c, 8);
  724. /* peg_clr_all */
  725. /* peg_clr 0 */
  726. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_0 + 0x8,
  727. 0);
  728. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_0 + 0xc,
  729. 0);
  730. /* peg_clr 1 */
  731. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_1 + 0x8,
  732. 0);
  733. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_1 + 0xc,
  734. 0);
  735. /* peg_clr 2 */
  736. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_2 + 0x8,
  737. 0);
  738. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_2 + 0xc,
  739. 0);
  740. /* peg_clr 3 */
  741. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_3 + 0x8,
  742. 0);
  743. netxen_crb_writelit_adapter(adapter, NETXEN_CRB_PEG_NET_3 + 0xc,
  744. 0);
  745. }
  746. return 0;
  747. }
  748. int netxen_initialize_adapter_offload(struct netxen_adapter *adapter)
  749. {
  750. uint64_t addr;
  751. uint32_t hi;
  752. uint32_t lo;
  753. adapter->dummy_dma.addr =
  754. pci_alloc_consistent(adapter->pdev,
  755. NETXEN_HOST_DUMMY_DMA_SIZE,
  756. &adapter->dummy_dma.phys_addr);
  757. if (adapter->dummy_dma.addr == NULL) {
  758. printk("%s: ERROR: Could not allocate dummy DMA memory\n",
  759. __FUNCTION__);
  760. return -ENOMEM;
  761. }
  762. addr = (uint64_t) adapter->dummy_dma.phys_addr;
  763. hi = (addr >> 32) & 0xffffffff;
  764. lo = addr & 0xffffffff;
  765. writel(hi, NETXEN_CRB_NORMALIZE(adapter, CRB_HOST_DUMMY_BUF_ADDR_HI));
  766. writel(lo, NETXEN_CRB_NORMALIZE(adapter, CRB_HOST_DUMMY_BUF_ADDR_LO));
  767. return 0;
  768. }
  769. void netxen_free_adapter_offload(struct netxen_adapter *adapter)
  770. {
  771. int i;
  772. if (adapter->dummy_dma.addr) {
  773. i = 100;
  774. do {
  775. if (dma_watchdog_shutdown_request(adapter) == 1)
  776. break;
  777. msleep(50);
  778. if (dma_watchdog_shutdown_poll_result(adapter) == 1)
  779. break;
  780. } while (--i);
  781. if (i) {
  782. pci_free_consistent(adapter->pdev,
  783. NETXEN_HOST_DUMMY_DMA_SIZE,
  784. adapter->dummy_dma.addr,
  785. adapter->dummy_dma.phys_addr);
  786. adapter->dummy_dma.addr = NULL;
  787. } else {
  788. printk(KERN_ERR "%s: dma_watchdog_shutdown failed\n",
  789. adapter->netdev->name);
  790. }
  791. }
  792. }
  793. int netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val)
  794. {
  795. u32 val = 0;
  796. int retries = 30;
  797. if (!pegtune_val) {
  798. do {
  799. val = readl(NETXEN_CRB_NORMALIZE
  800. (adapter, CRB_CMDPEG_STATE));
  801. pegtune_val = readl(NETXEN_CRB_NORMALIZE
  802. (adapter, NETXEN_ROMUSB_GLB_PEGTUNE_DONE));
  803. if (val == PHAN_INITIALIZE_COMPLETE ||
  804. val == PHAN_INITIALIZE_ACK)
  805. return 0;
  806. msleep(1000);
  807. } while (--retries);
  808. if (!retries) {
  809. printk(KERN_WARNING "netxen_phantom_init: init failed, "
  810. "pegtune_val=%x\n", pegtune_val);
  811. return -1;
  812. }
  813. }
  814. return 0;
  815. }
  816. static int netxen_nic_check_temp(struct netxen_adapter *adapter)
  817. {
  818. struct net_device *netdev = adapter->netdev;
  819. uint32_t temp, temp_state, temp_val;
  820. int rv = 0;
  821. temp = readl(NETXEN_CRB_NORMALIZE(adapter, CRB_TEMP_STATE));
  822. temp_state = nx_get_temp_state(temp);
  823. temp_val = nx_get_temp_val(temp);
  824. if (temp_state == NX_TEMP_PANIC) {
  825. printk(KERN_ALERT
  826. "%s: Device temperature %d degrees C exceeds"
  827. " maximum allowed. Hardware has been shut down.\n",
  828. netxen_nic_driver_name, temp_val);
  829. netif_carrier_off(netdev);
  830. netif_stop_queue(netdev);
  831. rv = 1;
  832. } else if (temp_state == NX_TEMP_WARN) {
  833. if (adapter->temp == NX_TEMP_NORMAL) {
  834. printk(KERN_ALERT
  835. "%s: Device temperature %d degrees C "
  836. "exceeds operating range."
  837. " Immediate action needed.\n",
  838. netxen_nic_driver_name, temp_val);
  839. }
  840. } else {
  841. if (adapter->temp == NX_TEMP_WARN) {
  842. printk(KERN_INFO
  843. "%s: Device temperature is now %d degrees C"
  844. " in normal range.\n", netxen_nic_driver_name,
  845. temp_val);
  846. }
  847. }
  848. adapter->temp = temp_state;
  849. return rv;
  850. }
  851. void netxen_watchdog_task(struct work_struct *work)
  852. {
  853. struct netxen_adapter *adapter =
  854. container_of(work, struct netxen_adapter, watchdog_task);
  855. if ((adapter->portnum == 0) && netxen_nic_check_temp(adapter))
  856. return;
  857. if (adapter->handle_phy_intr)
  858. adapter->handle_phy_intr(adapter);
  859. mod_timer(&adapter->watchdog_timer, jiffies + 2 * HZ);
  860. }
  861. /*
  862. * netxen_process_rcv() send the received packet to the protocol stack.
  863. * and if the number of receives exceeds RX_BUFFERS_REFILL, then we
  864. * invoke the routine to send more rx buffers to the Phantom...
  865. */
  866. static void netxen_process_rcv(struct netxen_adapter *adapter, int ctxid,
  867. struct status_desc *desc)
  868. {
  869. struct pci_dev *pdev = adapter->pdev;
  870. struct net_device *netdev = adapter->netdev;
  871. u64 sts_data = le64_to_cpu(desc->status_desc_data);
  872. int index = netxen_get_sts_refhandle(sts_data);
  873. struct netxen_recv_context *recv_ctx = &(adapter->recv_ctx[ctxid]);
  874. struct netxen_rx_buffer *buffer;
  875. struct sk_buff *skb;
  876. u32 length = netxen_get_sts_totallength(sts_data);
  877. u32 desc_ctx;
  878. struct netxen_rcv_desc_ctx *rcv_desc;
  879. int ret;
  880. desc_ctx = netxen_get_sts_type(sts_data);
  881. if (unlikely(desc_ctx >= NUM_RCV_DESC_RINGS)) {
  882. printk("%s: %s Bad Rcv descriptor ring\n",
  883. netxen_nic_driver_name, netdev->name);
  884. return;
  885. }
  886. rcv_desc = &recv_ctx->rcv_desc[desc_ctx];
  887. if (unlikely(index > rcv_desc->max_rx_desc_count)) {
  888. DPRINTK(ERR, "Got a buffer index:%x Max is %x\n",
  889. index, rcv_desc->max_rx_desc_count);
  890. return;
  891. }
  892. buffer = &rcv_desc->rx_buf_arr[index];
  893. if (desc_ctx == RCV_DESC_LRO_CTXID) {
  894. buffer->lro_current_frags++;
  895. if (netxen_get_sts_desc_lro_last_frag(desc)) {
  896. buffer->lro_expected_frags =
  897. netxen_get_sts_desc_lro_cnt(desc);
  898. buffer->lro_length = length;
  899. }
  900. if (buffer->lro_current_frags != buffer->lro_expected_frags) {
  901. if (buffer->lro_expected_frags != 0) {
  902. printk("LRO: (refhandle:%x) recv frag. "
  903. "wait for last. flags: %x expected:%d "
  904. "have:%d\n", index,
  905. netxen_get_sts_desc_lro_last_frag(desc),
  906. buffer->lro_expected_frags,
  907. buffer->lro_current_frags);
  908. }
  909. return;
  910. }
  911. }
  912. pci_unmap_single(pdev, buffer->dma, rcv_desc->dma_size,
  913. PCI_DMA_FROMDEVICE);
  914. skb = (struct sk_buff *)buffer->skb;
  915. if (likely(adapter->rx_csum &&
  916. netxen_get_sts_status(sts_data) == STATUS_CKSUM_OK)) {
  917. adapter->stats.csummed++;
  918. skb->ip_summed = CHECKSUM_UNNECESSARY;
  919. } else
  920. skb->ip_summed = CHECKSUM_NONE;
  921. skb->dev = netdev;
  922. if (desc_ctx == RCV_DESC_LRO_CTXID) {
  923. /* True length was only available on the last pkt */
  924. skb_put(skb, buffer->lro_length);
  925. } else {
  926. skb_put(skb, length);
  927. }
  928. skb->protocol = eth_type_trans(skb, netdev);
  929. ret = netif_receive_skb(skb);
  930. netdev->last_rx = jiffies;
  931. /*
  932. * We just consumed one buffer so post a buffer.
  933. */
  934. buffer->skb = NULL;
  935. buffer->state = NETXEN_BUFFER_FREE;
  936. buffer->lro_current_frags = 0;
  937. buffer->lro_expected_frags = 0;
  938. adapter->stats.no_rcv++;
  939. adapter->stats.rxbytes += length;
  940. }
  941. /* Process Receive status ring */
  942. u32 netxen_process_rcv_ring(struct netxen_adapter *adapter, int ctxid, int max)
  943. {
  944. struct netxen_recv_context *recv_ctx = &(adapter->recv_ctx[ctxid]);
  945. struct status_desc *desc_head = recv_ctx->rcv_status_desc_head;
  946. struct status_desc *desc; /* used to read status desc here */
  947. u32 consumer = recv_ctx->status_rx_consumer;
  948. int count = 0, ring;
  949. while (count < max) {
  950. desc = &desc_head[consumer];
  951. if (!(netxen_get_sts_owner(desc) & STATUS_OWNER_HOST)) {
  952. DPRINTK(ERR, "desc %p ownedby %x\n", desc,
  953. netxen_get_sts_owner(desc));
  954. break;
  955. }
  956. netxen_process_rcv(adapter, ctxid, desc);
  957. netxen_set_sts_owner(desc, STATUS_OWNER_PHANTOM);
  958. consumer = (consumer + 1) & (adapter->max_rx_desc_count - 1);
  959. count++;
  960. }
  961. for (ring = 0; ring < NUM_RCV_DESC_RINGS; ring++)
  962. netxen_post_rx_buffers_nodb(adapter, ctxid, ring);
  963. /* update the consumer index in phantom */
  964. if (count) {
  965. recv_ctx->status_rx_consumer = consumer;
  966. /* Window = 1 */
  967. writel(consumer, NETXEN_CRB_NORMALIZE(adapter,
  968. recv_ctx->crb_sts_consumer));
  969. }
  970. return count;
  971. }
  972. /* Process Command status ring */
  973. int netxen_process_cmd_ring(struct netxen_adapter *adapter)
  974. {
  975. u32 last_consumer, consumer;
  976. int count = 0, i;
  977. struct netxen_cmd_buffer *buffer;
  978. struct pci_dev *pdev = adapter->pdev;
  979. struct net_device *netdev = adapter->netdev;
  980. struct netxen_skb_frag *frag;
  981. int done = 0;
  982. last_consumer = adapter->last_cmd_consumer;
  983. consumer = le32_to_cpu(*(adapter->cmd_consumer));
  984. while (last_consumer != consumer) {
  985. buffer = &adapter->cmd_buf_arr[last_consumer];
  986. if (buffer->skb) {
  987. frag = &buffer->frag_array[0];
  988. pci_unmap_single(pdev, frag->dma, frag->length,
  989. PCI_DMA_TODEVICE);
  990. frag->dma = 0ULL;
  991. for (i = 1; i < buffer->frag_count; i++) {
  992. frag++; /* Get the next frag */
  993. pci_unmap_page(pdev, frag->dma, frag->length,
  994. PCI_DMA_TODEVICE);
  995. frag->dma = 0ULL;
  996. }
  997. adapter->stats.xmitfinished++;
  998. dev_kfree_skb_any(buffer->skb);
  999. buffer->skb = NULL;
  1000. }
  1001. last_consumer = get_next_index(last_consumer,
  1002. adapter->max_tx_desc_count);
  1003. if (++count >= MAX_STATUS_HANDLE)
  1004. break;
  1005. }
  1006. if (count) {
  1007. adapter->last_cmd_consumer = last_consumer;
  1008. smp_mb();
  1009. if (netif_queue_stopped(netdev) && netif_running(netdev)) {
  1010. netif_tx_lock(netdev);
  1011. netif_wake_queue(netdev);
  1012. smp_mb();
  1013. netif_tx_unlock(netdev);
  1014. }
  1015. }
  1016. /*
  1017. * If everything is freed up to consumer then check if the ring is full
  1018. * If the ring is full then check if more needs to be freed and
  1019. * schedule the call back again.
  1020. *
  1021. * This happens when there are 2 CPUs. One could be freeing and the
  1022. * other filling it. If the ring is full when we get out of here and
  1023. * the card has already interrupted the host then the host can miss the
  1024. * interrupt.
  1025. *
  1026. * There is still a possible race condition and the host could miss an
  1027. * interrupt. The card has to take care of this.
  1028. */
  1029. consumer = le32_to_cpu(*(adapter->cmd_consumer));
  1030. done = (last_consumer == consumer);
  1031. return (done);
  1032. }
  1033. /*
  1034. * netxen_post_rx_buffers puts buffer in the Phantom memory
  1035. */
  1036. void netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ctx, u32 ringid)
  1037. {
  1038. struct pci_dev *pdev = adapter->pdev;
  1039. struct sk_buff *skb;
  1040. struct netxen_recv_context *recv_ctx = &(adapter->recv_ctx[ctx]);
  1041. struct netxen_rcv_desc_ctx *rcv_desc = NULL;
  1042. uint producer;
  1043. struct rcv_desc *pdesc;
  1044. struct netxen_rx_buffer *buffer;
  1045. int count = 0;
  1046. int index = 0;
  1047. netxen_ctx_msg msg = 0;
  1048. dma_addr_t dma;
  1049. rcv_desc = &recv_ctx->rcv_desc[ringid];
  1050. producer = rcv_desc->producer;
  1051. index = rcv_desc->begin_alloc;
  1052. buffer = &rcv_desc->rx_buf_arr[index];
  1053. /* We can start writing rx descriptors into the phantom memory. */
  1054. while (buffer->state == NETXEN_BUFFER_FREE) {
  1055. skb = dev_alloc_skb(rcv_desc->skb_size);
  1056. if (unlikely(!skb)) {
  1057. /*
  1058. * TODO
  1059. * We need to schedule the posting of buffers to the pegs.
  1060. */
  1061. rcv_desc->begin_alloc = index;
  1062. DPRINTK(ERR, "netxen_post_rx_buffers: "
  1063. " allocated only %d buffers\n", count);
  1064. break;
  1065. }
  1066. count++; /* now there should be no failure */
  1067. pdesc = &rcv_desc->desc_head[producer];
  1068. #if defined(XGB_DEBUG)
  1069. *(unsigned long *)(skb->head) = 0xc0debabe;
  1070. if (skb_is_nonlinear(skb)) {
  1071. printk("Allocated SKB @%p is nonlinear\n");
  1072. }
  1073. #endif
  1074. skb_reserve(skb, 2);
  1075. /* This will be setup when we receive the
  1076. * buffer after it has been filled FSL TBD TBD
  1077. * skb->dev = netdev;
  1078. */
  1079. dma = pci_map_single(pdev, skb->data, rcv_desc->dma_size,
  1080. PCI_DMA_FROMDEVICE);
  1081. pdesc->addr_buffer = cpu_to_le64(dma);
  1082. buffer->skb = skb;
  1083. buffer->state = NETXEN_BUFFER_BUSY;
  1084. buffer->dma = dma;
  1085. /* make a rcv descriptor */
  1086. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1087. pdesc->buffer_length = cpu_to_le32(rcv_desc->dma_size);
  1088. DPRINTK(INFO, "done writing descripter\n");
  1089. producer =
  1090. get_next_index(producer, rcv_desc->max_rx_desc_count);
  1091. index = get_next_index(index, rcv_desc->max_rx_desc_count);
  1092. buffer = &rcv_desc->rx_buf_arr[index];
  1093. }
  1094. /* if we did allocate buffers, then write the count to Phantom */
  1095. if (count) {
  1096. rcv_desc->begin_alloc = index;
  1097. rcv_desc->producer = producer;
  1098. /* Window = 1 */
  1099. writel((producer - 1) & (rcv_desc->max_rx_desc_count - 1),
  1100. NETXEN_CRB_NORMALIZE(adapter,
  1101. rcv_desc->crb_rcv_producer));
  1102. /*
  1103. * Write a doorbell msg to tell phanmon of change in
  1104. * receive ring producer
  1105. */
  1106. netxen_set_msg_peg_id(msg, NETXEN_RCV_PEG_DB_ID);
  1107. netxen_set_msg_privid(msg);
  1108. netxen_set_msg_count(msg,
  1109. ((producer -
  1110. 1) & (rcv_desc->
  1111. max_rx_desc_count - 1)));
  1112. netxen_set_msg_ctxid(msg, adapter->portnum);
  1113. netxen_set_msg_opcode(msg, NETXEN_RCV_PRODUCER(ringid));
  1114. writel(msg,
  1115. DB_NORMALIZE(adapter,
  1116. NETXEN_RCV_PRODUCER_OFFSET));
  1117. }
  1118. }
  1119. static void netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  1120. uint32_t ctx, uint32_t ringid)
  1121. {
  1122. struct pci_dev *pdev = adapter->pdev;
  1123. struct sk_buff *skb;
  1124. struct netxen_recv_context *recv_ctx = &(adapter->recv_ctx[ctx]);
  1125. struct netxen_rcv_desc_ctx *rcv_desc = NULL;
  1126. u32 producer;
  1127. struct rcv_desc *pdesc;
  1128. struct netxen_rx_buffer *buffer;
  1129. int count = 0;
  1130. int index = 0;
  1131. rcv_desc = &recv_ctx->rcv_desc[ringid];
  1132. producer = rcv_desc->producer;
  1133. index = rcv_desc->begin_alloc;
  1134. buffer = &rcv_desc->rx_buf_arr[index];
  1135. /* We can start writing rx descriptors into the phantom memory. */
  1136. while (buffer->state == NETXEN_BUFFER_FREE) {
  1137. skb = dev_alloc_skb(rcv_desc->skb_size);
  1138. if (unlikely(!skb)) {
  1139. /*
  1140. * We need to schedule the posting of buffers to the pegs.
  1141. */
  1142. rcv_desc->begin_alloc = index;
  1143. DPRINTK(ERR, "netxen_post_rx_buffers_nodb: "
  1144. " allocated only %d buffers\n", count);
  1145. break;
  1146. }
  1147. count++; /* now there should be no failure */
  1148. pdesc = &rcv_desc->desc_head[producer];
  1149. skb_reserve(skb, 2);
  1150. /*
  1151. * This will be setup when we receive the
  1152. * buffer after it has been filled
  1153. * skb->dev = netdev;
  1154. */
  1155. buffer->skb = skb;
  1156. buffer->state = NETXEN_BUFFER_BUSY;
  1157. buffer->dma = pci_map_single(pdev, skb->data,
  1158. rcv_desc->dma_size,
  1159. PCI_DMA_FROMDEVICE);
  1160. /* make a rcv descriptor */
  1161. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1162. pdesc->buffer_length = cpu_to_le32(rcv_desc->dma_size);
  1163. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1164. producer =
  1165. get_next_index(producer, rcv_desc->max_rx_desc_count);
  1166. index = get_next_index(index, rcv_desc->max_rx_desc_count);
  1167. buffer = &rcv_desc->rx_buf_arr[index];
  1168. }
  1169. /* if we did allocate buffers, then write the count to Phantom */
  1170. if (count) {
  1171. rcv_desc->begin_alloc = index;
  1172. rcv_desc->producer = producer;
  1173. /* Window = 1 */
  1174. writel((producer - 1) & (rcv_desc->max_rx_desc_count - 1),
  1175. NETXEN_CRB_NORMALIZE(adapter,
  1176. rcv_desc->crb_rcv_producer));
  1177. wmb();
  1178. }
  1179. }
  1180. void netxen_nic_clear_stats(struct netxen_adapter *adapter)
  1181. {
  1182. memset(&adapter->stats, 0, sizeof(adapter->stats));
  1183. return;
  1184. }