twl4030.c 67 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217
  1. /*
  2. * ALSA SoC TWL4030 codec driver
  3. *
  4. * Author: Steve Sakoman, <steve@sakoman.com>
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * version 2 as published by the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  13. * General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  18. * 02110-1301 USA
  19. *
  20. */
  21. #include <linux/module.h>
  22. #include <linux/moduleparam.h>
  23. #include <linux/init.h>
  24. #include <linux/delay.h>
  25. #include <linux/pm.h>
  26. #include <linux/i2c.h>
  27. #include <linux/platform_device.h>
  28. #include <linux/i2c/twl4030.h>
  29. #include <sound/core.h>
  30. #include <sound/pcm.h>
  31. #include <sound/pcm_params.h>
  32. #include <sound/soc.h>
  33. #include <sound/soc-dapm.h>
  34. #include <sound/initval.h>
  35. #include <sound/tlv.h>
  36. #include "twl4030.h"
  37. /*
  38. * twl4030 register cache & default register settings
  39. */
  40. static const u8 twl4030_reg[TWL4030_CACHEREGNUM] = {
  41. 0x00, /* this register not used */
  42. 0x91, /* REG_CODEC_MODE (0x1) */
  43. 0xc3, /* REG_OPTION (0x2) */
  44. 0x00, /* REG_UNKNOWN (0x3) */
  45. 0x00, /* REG_MICBIAS_CTL (0x4) */
  46. 0x20, /* REG_ANAMICL (0x5) */
  47. 0x00, /* REG_ANAMICR (0x6) */
  48. 0x00, /* REG_AVADC_CTL (0x7) */
  49. 0x00, /* REG_ADCMICSEL (0x8) */
  50. 0x00, /* REG_DIGMIXING (0x9) */
  51. 0x0c, /* REG_ATXL1PGA (0xA) */
  52. 0x0c, /* REG_ATXR1PGA (0xB) */
  53. 0x00, /* REG_AVTXL2PGA (0xC) */
  54. 0x00, /* REG_AVTXR2PGA (0xD) */
  55. 0x01, /* REG_AUDIO_IF (0xE) */
  56. 0x00, /* REG_VOICE_IF (0xF) */
  57. 0x00, /* REG_ARXR1PGA (0x10) */
  58. 0x00, /* REG_ARXL1PGA (0x11) */
  59. 0x6c, /* REG_ARXR2PGA (0x12) */
  60. 0x6c, /* REG_ARXL2PGA (0x13) */
  61. 0x00, /* REG_VRXPGA (0x14) */
  62. 0x00, /* REG_VSTPGA (0x15) */
  63. 0x00, /* REG_VRX2ARXPGA (0x16) */
  64. 0x0c, /* REG_AVDAC_CTL (0x17) */
  65. 0x00, /* REG_ARX2VTXPGA (0x18) */
  66. 0x00, /* REG_ARXL1_APGA_CTL (0x19) */
  67. 0x00, /* REG_ARXR1_APGA_CTL (0x1A) */
  68. 0x4b, /* REG_ARXL2_APGA_CTL (0x1B) */
  69. 0x4b, /* REG_ARXR2_APGA_CTL (0x1C) */
  70. 0x00, /* REG_ATX2ARXPGA (0x1D) */
  71. 0x00, /* REG_BT_IF (0x1E) */
  72. 0x00, /* REG_BTPGA (0x1F) */
  73. 0x00, /* REG_BTSTPGA (0x20) */
  74. 0x00, /* REG_EAR_CTL (0x21) */
  75. 0x24, /* REG_HS_SEL (0x22) */
  76. 0x0a, /* REG_HS_GAIN_SET (0x23) */
  77. 0x00, /* REG_HS_POPN_SET (0x24) */
  78. 0x00, /* REG_PREDL_CTL (0x25) */
  79. 0x00, /* REG_PREDR_CTL (0x26) */
  80. 0x00, /* REG_PRECKL_CTL (0x27) */
  81. 0x00, /* REG_PRECKR_CTL (0x28) */
  82. 0x00, /* REG_HFL_CTL (0x29) */
  83. 0x00, /* REG_HFR_CTL (0x2A) */
  84. 0x00, /* REG_ALC_CTL (0x2B) */
  85. 0x00, /* REG_ALC_SET1 (0x2C) */
  86. 0x00, /* REG_ALC_SET2 (0x2D) */
  87. 0x00, /* REG_BOOST_CTL (0x2E) */
  88. 0x00, /* REG_SOFTVOL_CTL (0x2F) */
  89. 0x00, /* REG_DTMF_FREQSEL (0x30) */
  90. 0x00, /* REG_DTMF_TONEXT1H (0x31) */
  91. 0x00, /* REG_DTMF_TONEXT1L (0x32) */
  92. 0x00, /* REG_DTMF_TONEXT2H (0x33) */
  93. 0x00, /* REG_DTMF_TONEXT2L (0x34) */
  94. 0x00, /* REG_DTMF_TONOFF (0x35) */
  95. 0x00, /* REG_DTMF_WANONOFF (0x36) */
  96. 0x00, /* REG_I2S_RX_SCRAMBLE_H (0x37) */
  97. 0x00, /* REG_I2S_RX_SCRAMBLE_M (0x38) */
  98. 0x00, /* REG_I2S_RX_SCRAMBLE_L (0x39) */
  99. 0x16, /* REG_APLL_CTL (0x3A) */
  100. 0x00, /* REG_DTMF_CTL (0x3B) */
  101. 0x00, /* REG_DTMF_PGA_CTL2 (0x3C) */
  102. 0x00, /* REG_DTMF_PGA_CTL1 (0x3D) */
  103. 0x00, /* REG_MISC_SET_1 (0x3E) */
  104. 0x00, /* REG_PCMBTMUX (0x3F) */
  105. 0x00, /* not used (0x40) */
  106. 0x00, /* not used (0x41) */
  107. 0x00, /* not used (0x42) */
  108. 0x00, /* REG_RX_PATH_SEL (0x43) */
  109. 0x00, /* REG_VDL_APGA_CTL (0x44) */
  110. 0x00, /* REG_VIBRA_CTL (0x45) */
  111. 0x00, /* REG_VIBRA_SET (0x46) */
  112. 0x00, /* REG_VIBRA_PWM_SET (0x47) */
  113. 0x00, /* REG_ANAMIC_GAIN (0x48) */
  114. 0x00, /* REG_MISC_SET_2 (0x49) */
  115. 0x00, /* REG_SW_SHADOW (0x4A) - Shadow, non HW register */
  116. };
  117. /* codec private data */
  118. struct twl4030_priv {
  119. unsigned int bypass_state;
  120. unsigned int codec_powered;
  121. unsigned int codec_muted;
  122. struct snd_pcm_substream *master_substream;
  123. struct snd_pcm_substream *slave_substream;
  124. unsigned int configured;
  125. unsigned int rate;
  126. unsigned int sample_bits;
  127. unsigned int channels;
  128. unsigned int sysclk;
  129. /* Headset output state handling */
  130. unsigned int hsl_enabled;
  131. unsigned int hsr_enabled;
  132. };
  133. /*
  134. * read twl4030 register cache
  135. */
  136. static inline unsigned int twl4030_read_reg_cache(struct snd_soc_codec *codec,
  137. unsigned int reg)
  138. {
  139. u8 *cache = codec->reg_cache;
  140. if (reg >= TWL4030_CACHEREGNUM)
  141. return -EIO;
  142. return cache[reg];
  143. }
  144. /*
  145. * write twl4030 register cache
  146. */
  147. static inline void twl4030_write_reg_cache(struct snd_soc_codec *codec,
  148. u8 reg, u8 value)
  149. {
  150. u8 *cache = codec->reg_cache;
  151. if (reg >= TWL4030_CACHEREGNUM)
  152. return;
  153. cache[reg] = value;
  154. }
  155. /*
  156. * write to the twl4030 register space
  157. */
  158. static int twl4030_write(struct snd_soc_codec *codec,
  159. unsigned int reg, unsigned int value)
  160. {
  161. twl4030_write_reg_cache(codec, reg, value);
  162. if (likely(reg < TWL4030_REG_SW_SHADOW))
  163. return twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE, value,
  164. reg);
  165. else
  166. return 0;
  167. }
  168. static void twl4030_codec_enable(struct snd_soc_codec *codec, int enable)
  169. {
  170. struct twl4030_priv *twl4030 = codec->private_data;
  171. u8 mode;
  172. if (enable == twl4030->codec_powered)
  173. return;
  174. mode = twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE);
  175. if (enable)
  176. mode |= TWL4030_CODECPDZ;
  177. else
  178. mode &= ~TWL4030_CODECPDZ;
  179. twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
  180. twl4030->codec_powered = enable;
  181. /* REVISIT: this delay is present in TI sample drivers */
  182. /* but there seems to be no TRM requirement for it */
  183. udelay(10);
  184. }
  185. static void twl4030_init_chip(struct snd_soc_codec *codec)
  186. {
  187. u8 *cache = codec->reg_cache;
  188. int i;
  189. /* clear CODECPDZ prior to setting register defaults */
  190. twl4030_codec_enable(codec, 0);
  191. /* set all audio section registers to reasonable defaults */
  192. for (i = TWL4030_REG_OPTION; i <= TWL4030_REG_MISC_SET_2; i++)
  193. twl4030_write(codec, i, cache[i]);
  194. }
  195. static void twl4030_codec_mute(struct snd_soc_codec *codec, int mute)
  196. {
  197. struct twl4030_priv *twl4030 = codec->private_data;
  198. u8 reg_val;
  199. if (mute == twl4030->codec_muted)
  200. return;
  201. if (mute) {
  202. /* Bypass the reg_cache and mute the volumes
  203. * Headset mute is done in it's own event handler
  204. * Things to mute: Earpiece, PreDrivL/R, CarkitL/R
  205. */
  206. reg_val = twl4030_read_reg_cache(codec, TWL4030_REG_EAR_CTL);
  207. twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
  208. reg_val & (~TWL4030_EAR_GAIN),
  209. TWL4030_REG_EAR_CTL);
  210. reg_val = twl4030_read_reg_cache(codec, TWL4030_REG_PREDL_CTL);
  211. twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
  212. reg_val & (~TWL4030_PREDL_GAIN),
  213. TWL4030_REG_PREDL_CTL);
  214. reg_val = twl4030_read_reg_cache(codec, TWL4030_REG_PREDR_CTL);
  215. twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
  216. reg_val & (~TWL4030_PREDR_GAIN),
  217. TWL4030_REG_PREDL_CTL);
  218. reg_val = twl4030_read_reg_cache(codec, TWL4030_REG_PRECKL_CTL);
  219. twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
  220. reg_val & (~TWL4030_PRECKL_GAIN),
  221. TWL4030_REG_PRECKL_CTL);
  222. reg_val = twl4030_read_reg_cache(codec, TWL4030_REG_PRECKR_CTL);
  223. twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
  224. reg_val & (~TWL4030_PRECKR_GAIN),
  225. TWL4030_REG_PRECKR_CTL);
  226. /* Disable PLL */
  227. reg_val = twl4030_read_reg_cache(codec, TWL4030_REG_APLL_CTL);
  228. reg_val &= ~TWL4030_APLL_EN;
  229. twl4030_write(codec, TWL4030_REG_APLL_CTL, reg_val);
  230. } else {
  231. /* Restore the volumes
  232. * Headset mute is done in it's own event handler
  233. * Things to restore: Earpiece, PreDrivL/R, CarkitL/R
  234. */
  235. twl4030_write(codec, TWL4030_REG_EAR_CTL,
  236. twl4030_read_reg_cache(codec, TWL4030_REG_EAR_CTL));
  237. twl4030_write(codec, TWL4030_REG_PREDL_CTL,
  238. twl4030_read_reg_cache(codec, TWL4030_REG_PREDL_CTL));
  239. twl4030_write(codec, TWL4030_REG_PREDR_CTL,
  240. twl4030_read_reg_cache(codec, TWL4030_REG_PREDR_CTL));
  241. twl4030_write(codec, TWL4030_REG_PRECKL_CTL,
  242. twl4030_read_reg_cache(codec, TWL4030_REG_PRECKL_CTL));
  243. twl4030_write(codec, TWL4030_REG_PRECKR_CTL,
  244. twl4030_read_reg_cache(codec, TWL4030_REG_PRECKR_CTL));
  245. /* Enable PLL */
  246. reg_val = twl4030_read_reg_cache(codec, TWL4030_REG_APLL_CTL);
  247. reg_val |= TWL4030_APLL_EN;
  248. twl4030_write(codec, TWL4030_REG_APLL_CTL, reg_val);
  249. }
  250. twl4030->codec_muted = mute;
  251. }
  252. static void twl4030_power_up(struct snd_soc_codec *codec)
  253. {
  254. struct twl4030_priv *twl4030 = codec->private_data;
  255. u8 anamicl, regmisc1, byte;
  256. int i = 0;
  257. if (twl4030->codec_powered)
  258. return;
  259. /* set CODECPDZ to turn on codec */
  260. twl4030_codec_enable(codec, 1);
  261. /* initiate offset cancellation */
  262. anamicl = twl4030_read_reg_cache(codec, TWL4030_REG_ANAMICL);
  263. twl4030_write(codec, TWL4030_REG_ANAMICL,
  264. anamicl | TWL4030_CNCL_OFFSET_START);
  265. /* wait for offset cancellation to complete */
  266. do {
  267. /* this takes a little while, so don't slam i2c */
  268. udelay(2000);
  269. twl4030_i2c_read_u8(TWL4030_MODULE_AUDIO_VOICE, &byte,
  270. TWL4030_REG_ANAMICL);
  271. } while ((i++ < 100) &&
  272. ((byte & TWL4030_CNCL_OFFSET_START) ==
  273. TWL4030_CNCL_OFFSET_START));
  274. /* Make sure that the reg_cache has the same value as the HW */
  275. twl4030_write_reg_cache(codec, TWL4030_REG_ANAMICL, byte);
  276. /* anti-pop when changing analog gain */
  277. regmisc1 = twl4030_read_reg_cache(codec, TWL4030_REG_MISC_SET_1);
  278. twl4030_write(codec, TWL4030_REG_MISC_SET_1,
  279. regmisc1 | TWL4030_SMOOTH_ANAVOL_EN);
  280. /* toggle CODECPDZ as per TRM */
  281. twl4030_codec_enable(codec, 0);
  282. twl4030_codec_enable(codec, 1);
  283. }
  284. /*
  285. * Unconditional power down
  286. */
  287. static void twl4030_power_down(struct snd_soc_codec *codec)
  288. {
  289. /* power down */
  290. twl4030_codec_enable(codec, 0);
  291. }
  292. /* Earpiece */
  293. static const struct snd_kcontrol_new twl4030_dapm_earpiece_controls[] = {
  294. SOC_DAPM_SINGLE("Voice", TWL4030_REG_EAR_CTL, 0, 1, 0),
  295. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_EAR_CTL, 1, 1, 0),
  296. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_EAR_CTL, 2, 1, 0),
  297. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_EAR_CTL, 3, 1, 0),
  298. };
  299. /* PreDrive Left */
  300. static const struct snd_kcontrol_new twl4030_dapm_predrivel_controls[] = {
  301. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PREDL_CTL, 0, 1, 0),
  302. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_PREDL_CTL, 1, 1, 0),
  303. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PREDL_CTL, 2, 1, 0),
  304. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PREDL_CTL, 3, 1, 0),
  305. };
  306. /* PreDrive Right */
  307. static const struct snd_kcontrol_new twl4030_dapm_predriver_controls[] = {
  308. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PREDR_CTL, 0, 1, 0),
  309. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_PREDR_CTL, 1, 1, 0),
  310. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PREDR_CTL, 2, 1, 0),
  311. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PREDR_CTL, 3, 1, 0),
  312. };
  313. /* Headset Left */
  314. static const struct snd_kcontrol_new twl4030_dapm_hsol_controls[] = {
  315. SOC_DAPM_SINGLE("Voice", TWL4030_REG_HS_SEL, 0, 1, 0),
  316. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_HS_SEL, 1, 1, 0),
  317. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_HS_SEL, 2, 1, 0),
  318. };
  319. /* Headset Right */
  320. static const struct snd_kcontrol_new twl4030_dapm_hsor_controls[] = {
  321. SOC_DAPM_SINGLE("Voice", TWL4030_REG_HS_SEL, 3, 1, 0),
  322. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_HS_SEL, 4, 1, 0),
  323. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_HS_SEL, 5, 1, 0),
  324. };
  325. /* Carkit Left */
  326. static const struct snd_kcontrol_new twl4030_dapm_carkitl_controls[] = {
  327. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PRECKL_CTL, 0, 1, 0),
  328. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_PRECKL_CTL, 1, 1, 0),
  329. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PRECKL_CTL, 2, 1, 0),
  330. };
  331. /* Carkit Right */
  332. static const struct snd_kcontrol_new twl4030_dapm_carkitr_controls[] = {
  333. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PRECKR_CTL, 0, 1, 0),
  334. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_PRECKR_CTL, 1, 1, 0),
  335. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PRECKR_CTL, 2, 1, 0),
  336. };
  337. /* Handsfree Left */
  338. static const char *twl4030_handsfreel_texts[] =
  339. {"Voice", "AudioL1", "AudioL2", "AudioR2"};
  340. static const struct soc_enum twl4030_handsfreel_enum =
  341. SOC_ENUM_SINGLE(TWL4030_REG_HFL_CTL, 0,
  342. ARRAY_SIZE(twl4030_handsfreel_texts),
  343. twl4030_handsfreel_texts);
  344. static const struct snd_kcontrol_new twl4030_dapm_handsfreel_control =
  345. SOC_DAPM_ENUM("Route", twl4030_handsfreel_enum);
  346. /* Handsfree Left virtual mute */
  347. static const struct snd_kcontrol_new twl4030_dapm_handsfreelmute_control =
  348. SOC_DAPM_SINGLE("Switch", TWL4030_REG_SW_SHADOW, 0, 1, 0);
  349. /* Handsfree Right */
  350. static const char *twl4030_handsfreer_texts[] =
  351. {"Voice", "AudioR1", "AudioR2", "AudioL2"};
  352. static const struct soc_enum twl4030_handsfreer_enum =
  353. SOC_ENUM_SINGLE(TWL4030_REG_HFR_CTL, 0,
  354. ARRAY_SIZE(twl4030_handsfreer_texts),
  355. twl4030_handsfreer_texts);
  356. static const struct snd_kcontrol_new twl4030_dapm_handsfreer_control =
  357. SOC_DAPM_ENUM("Route", twl4030_handsfreer_enum);
  358. /* Handsfree Right virtual mute */
  359. static const struct snd_kcontrol_new twl4030_dapm_handsfreermute_control =
  360. SOC_DAPM_SINGLE("Switch", TWL4030_REG_SW_SHADOW, 1, 1, 0);
  361. /* Vibra */
  362. /* Vibra audio path selection */
  363. static const char *twl4030_vibra_texts[] =
  364. {"AudioL1", "AudioR1", "AudioL2", "AudioR2"};
  365. static const struct soc_enum twl4030_vibra_enum =
  366. SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 2,
  367. ARRAY_SIZE(twl4030_vibra_texts),
  368. twl4030_vibra_texts);
  369. static const struct snd_kcontrol_new twl4030_dapm_vibra_control =
  370. SOC_DAPM_ENUM("Route", twl4030_vibra_enum);
  371. /* Vibra path selection: local vibrator (PWM) or audio driven */
  372. static const char *twl4030_vibrapath_texts[] =
  373. {"Local vibrator", "Audio"};
  374. static const struct soc_enum twl4030_vibrapath_enum =
  375. SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 4,
  376. ARRAY_SIZE(twl4030_vibrapath_texts),
  377. twl4030_vibrapath_texts);
  378. static const struct snd_kcontrol_new twl4030_dapm_vibrapath_control =
  379. SOC_DAPM_ENUM("Route", twl4030_vibrapath_enum);
  380. /* Left analog microphone selection */
  381. static const struct snd_kcontrol_new twl4030_dapm_analoglmic_controls[] = {
  382. SOC_DAPM_SINGLE("Main mic", TWL4030_REG_ANAMICL, 0, 1, 0),
  383. SOC_DAPM_SINGLE("Headset mic", TWL4030_REG_ANAMICL, 1, 1, 0),
  384. SOC_DAPM_SINGLE("AUXL", TWL4030_REG_ANAMICL, 2, 1, 0),
  385. SOC_DAPM_SINGLE("Carkit mic", TWL4030_REG_ANAMICL, 3, 1, 0),
  386. };
  387. /* Right analog microphone selection */
  388. static const struct snd_kcontrol_new twl4030_dapm_analogrmic_controls[] = {
  389. SOC_DAPM_SINGLE("Sub mic", TWL4030_REG_ANAMICR, 0, 1, 0),
  390. SOC_DAPM_SINGLE("AUXR", TWL4030_REG_ANAMICR, 2, 1, 0),
  391. };
  392. /* TX1 L/R Analog/Digital microphone selection */
  393. static const char *twl4030_micpathtx1_texts[] =
  394. {"Analog", "Digimic0"};
  395. static const struct soc_enum twl4030_micpathtx1_enum =
  396. SOC_ENUM_SINGLE(TWL4030_REG_ADCMICSEL, 0,
  397. ARRAY_SIZE(twl4030_micpathtx1_texts),
  398. twl4030_micpathtx1_texts);
  399. static const struct snd_kcontrol_new twl4030_dapm_micpathtx1_control =
  400. SOC_DAPM_ENUM("Route", twl4030_micpathtx1_enum);
  401. /* TX2 L/R Analog/Digital microphone selection */
  402. static const char *twl4030_micpathtx2_texts[] =
  403. {"Analog", "Digimic1"};
  404. static const struct soc_enum twl4030_micpathtx2_enum =
  405. SOC_ENUM_SINGLE(TWL4030_REG_ADCMICSEL, 2,
  406. ARRAY_SIZE(twl4030_micpathtx2_texts),
  407. twl4030_micpathtx2_texts);
  408. static const struct snd_kcontrol_new twl4030_dapm_micpathtx2_control =
  409. SOC_DAPM_ENUM("Route", twl4030_micpathtx2_enum);
  410. /* Analog bypass for AudioR1 */
  411. static const struct snd_kcontrol_new twl4030_dapm_abypassr1_control =
  412. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXR1_APGA_CTL, 2, 1, 0);
  413. /* Analog bypass for AudioL1 */
  414. static const struct snd_kcontrol_new twl4030_dapm_abypassl1_control =
  415. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXL1_APGA_CTL, 2, 1, 0);
  416. /* Analog bypass for AudioR2 */
  417. static const struct snd_kcontrol_new twl4030_dapm_abypassr2_control =
  418. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXR2_APGA_CTL, 2, 1, 0);
  419. /* Analog bypass for AudioL2 */
  420. static const struct snd_kcontrol_new twl4030_dapm_abypassl2_control =
  421. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXL2_APGA_CTL, 2, 1, 0);
  422. /* Analog bypass for Voice */
  423. static const struct snd_kcontrol_new twl4030_dapm_abypassv_control =
  424. SOC_DAPM_SINGLE("Switch", TWL4030_REG_VDL_APGA_CTL, 2, 1, 0);
  425. /* Digital bypass gain, 0 mutes the bypass */
  426. static const unsigned int twl4030_dapm_dbypass_tlv[] = {
  427. TLV_DB_RANGE_HEAD(2),
  428. 0, 3, TLV_DB_SCALE_ITEM(-2400, 0, 1),
  429. 4, 7, TLV_DB_SCALE_ITEM(-1800, 600, 0),
  430. };
  431. /* Digital bypass left (TX1L -> RX2L) */
  432. static const struct snd_kcontrol_new twl4030_dapm_dbypassl_control =
  433. SOC_DAPM_SINGLE_TLV("Volume",
  434. TWL4030_REG_ATX2ARXPGA, 3, 7, 0,
  435. twl4030_dapm_dbypass_tlv);
  436. /* Digital bypass right (TX1R -> RX2R) */
  437. static const struct snd_kcontrol_new twl4030_dapm_dbypassr_control =
  438. SOC_DAPM_SINGLE_TLV("Volume",
  439. TWL4030_REG_ATX2ARXPGA, 0, 7, 0,
  440. twl4030_dapm_dbypass_tlv);
  441. /*
  442. * Voice Sidetone GAIN volume control:
  443. * from -51 to -10 dB in 1 dB steps (mute instead of -51 dB)
  444. */
  445. static DECLARE_TLV_DB_SCALE(twl4030_dapm_dbypassv_tlv, -5100, 100, 1);
  446. /* Digital bypass voice: sidetone (VUL -> VDL)*/
  447. static const struct snd_kcontrol_new twl4030_dapm_dbypassv_control =
  448. SOC_DAPM_SINGLE_TLV("Volume",
  449. TWL4030_REG_VSTPGA, 0, 0x29, 0,
  450. twl4030_dapm_dbypassv_tlv);
  451. static int micpath_event(struct snd_soc_dapm_widget *w,
  452. struct snd_kcontrol *kcontrol, int event)
  453. {
  454. struct soc_enum *e = (struct soc_enum *)w->kcontrols->private_value;
  455. unsigned char adcmicsel, micbias_ctl;
  456. adcmicsel = twl4030_read_reg_cache(w->codec, TWL4030_REG_ADCMICSEL);
  457. micbias_ctl = twl4030_read_reg_cache(w->codec, TWL4030_REG_MICBIAS_CTL);
  458. /* Prepare the bits for the given TX path:
  459. * shift_l == 0: TX1 microphone path
  460. * shift_l == 2: TX2 microphone path */
  461. if (e->shift_l) {
  462. /* TX2 microphone path */
  463. if (adcmicsel & TWL4030_TX2IN_SEL)
  464. micbias_ctl |= TWL4030_MICBIAS2_CTL; /* digimic */
  465. else
  466. micbias_ctl &= ~TWL4030_MICBIAS2_CTL;
  467. } else {
  468. /* TX1 microphone path */
  469. if (adcmicsel & TWL4030_TX1IN_SEL)
  470. micbias_ctl |= TWL4030_MICBIAS1_CTL; /* digimic */
  471. else
  472. micbias_ctl &= ~TWL4030_MICBIAS1_CTL;
  473. }
  474. twl4030_write(w->codec, TWL4030_REG_MICBIAS_CTL, micbias_ctl);
  475. return 0;
  476. }
  477. static void handsfree_ramp(struct snd_soc_codec *codec, int reg, int ramp)
  478. {
  479. unsigned char hs_ctl;
  480. hs_ctl = twl4030_read_reg_cache(codec, reg);
  481. if (ramp) {
  482. /* HF ramp-up */
  483. hs_ctl |= TWL4030_HF_CTL_REF_EN;
  484. twl4030_write(codec, reg, hs_ctl);
  485. udelay(10);
  486. hs_ctl |= TWL4030_HF_CTL_RAMP_EN;
  487. twl4030_write(codec, reg, hs_ctl);
  488. udelay(40);
  489. hs_ctl |= TWL4030_HF_CTL_LOOP_EN;
  490. hs_ctl |= TWL4030_HF_CTL_HB_EN;
  491. twl4030_write(codec, reg, hs_ctl);
  492. } else {
  493. /* HF ramp-down */
  494. hs_ctl &= ~TWL4030_HF_CTL_LOOP_EN;
  495. hs_ctl &= ~TWL4030_HF_CTL_HB_EN;
  496. twl4030_write(codec, reg, hs_ctl);
  497. hs_ctl &= ~TWL4030_HF_CTL_RAMP_EN;
  498. twl4030_write(codec, reg, hs_ctl);
  499. udelay(40);
  500. hs_ctl &= ~TWL4030_HF_CTL_REF_EN;
  501. twl4030_write(codec, reg, hs_ctl);
  502. }
  503. }
  504. static int handsfreelpga_event(struct snd_soc_dapm_widget *w,
  505. struct snd_kcontrol *kcontrol, int event)
  506. {
  507. switch (event) {
  508. case SND_SOC_DAPM_POST_PMU:
  509. handsfree_ramp(w->codec, TWL4030_REG_HFL_CTL, 1);
  510. break;
  511. case SND_SOC_DAPM_POST_PMD:
  512. handsfree_ramp(w->codec, TWL4030_REG_HFL_CTL, 0);
  513. break;
  514. }
  515. return 0;
  516. }
  517. static int handsfreerpga_event(struct snd_soc_dapm_widget *w,
  518. struct snd_kcontrol *kcontrol, int event)
  519. {
  520. switch (event) {
  521. case SND_SOC_DAPM_POST_PMU:
  522. handsfree_ramp(w->codec, TWL4030_REG_HFR_CTL, 1);
  523. break;
  524. case SND_SOC_DAPM_POST_PMD:
  525. handsfree_ramp(w->codec, TWL4030_REG_HFR_CTL, 0);
  526. break;
  527. }
  528. return 0;
  529. }
  530. static void headset_ramp(struct snd_soc_codec *codec, int ramp)
  531. {
  532. unsigned char hs_gain, hs_pop;
  533. struct twl4030_priv *twl4030 = codec->private_data;
  534. /* Base values for ramp delay calculation: 2^19 - 2^26 */
  535. unsigned int ramp_base[] = {524288, 1048576, 2097152, 4194304,
  536. 8388608, 16777216, 33554432, 67108864};
  537. hs_gain = twl4030_read_reg_cache(codec, TWL4030_REG_HS_GAIN_SET);
  538. hs_pop = twl4030_read_reg_cache(codec, TWL4030_REG_HS_POPN_SET);
  539. if (ramp) {
  540. /* Headset ramp-up according to the TRM */
  541. hs_pop |= TWL4030_VMID_EN;
  542. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  543. twl4030_write(codec, TWL4030_REG_HS_GAIN_SET, hs_gain);
  544. hs_pop |= TWL4030_RAMP_EN;
  545. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  546. } else {
  547. /* Headset ramp-down _not_ according to
  548. * the TRM, but in a way that it is working */
  549. hs_pop &= ~TWL4030_RAMP_EN;
  550. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  551. /* Wait ramp delay time + 1, so the VMID can settle */
  552. mdelay((ramp_base[(hs_pop & TWL4030_RAMP_DELAY) >> 2] /
  553. twl4030->sysclk) + 1);
  554. /* Bypass the reg_cache to mute the headset */
  555. twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
  556. hs_gain & (~0x0f),
  557. TWL4030_REG_HS_GAIN_SET);
  558. hs_pop &= ~TWL4030_VMID_EN;
  559. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  560. }
  561. }
  562. static int headsetlpga_event(struct snd_soc_dapm_widget *w,
  563. struct snd_kcontrol *kcontrol, int event)
  564. {
  565. struct twl4030_priv *twl4030 = w->codec->private_data;
  566. switch (event) {
  567. case SND_SOC_DAPM_POST_PMU:
  568. /* Do the ramp-up only once */
  569. if (!twl4030->hsr_enabled)
  570. headset_ramp(w->codec, 1);
  571. twl4030->hsl_enabled = 1;
  572. break;
  573. case SND_SOC_DAPM_POST_PMD:
  574. /* Do the ramp-down only if both headsetL/R is disabled */
  575. if (!twl4030->hsr_enabled)
  576. headset_ramp(w->codec, 0);
  577. twl4030->hsl_enabled = 0;
  578. break;
  579. }
  580. return 0;
  581. }
  582. static int headsetrpga_event(struct snd_soc_dapm_widget *w,
  583. struct snd_kcontrol *kcontrol, int event)
  584. {
  585. struct twl4030_priv *twl4030 = w->codec->private_data;
  586. switch (event) {
  587. case SND_SOC_DAPM_POST_PMU:
  588. /* Do the ramp-up only once */
  589. if (!twl4030->hsl_enabled)
  590. headset_ramp(w->codec, 1);
  591. twl4030->hsr_enabled = 1;
  592. break;
  593. case SND_SOC_DAPM_POST_PMD:
  594. /* Do the ramp-down only if both headsetL/R is disabled */
  595. if (!twl4030->hsl_enabled)
  596. headset_ramp(w->codec, 0);
  597. twl4030->hsr_enabled = 0;
  598. break;
  599. }
  600. return 0;
  601. }
  602. static int bypass_event(struct snd_soc_dapm_widget *w,
  603. struct snd_kcontrol *kcontrol, int event)
  604. {
  605. struct soc_mixer_control *m =
  606. (struct soc_mixer_control *)w->kcontrols->private_value;
  607. struct twl4030_priv *twl4030 = w->codec->private_data;
  608. unsigned char reg, misc;
  609. reg = twl4030_read_reg_cache(w->codec, m->reg);
  610. /*
  611. * bypass_state[0:3] - analog HiFi bypass
  612. * bypass_state[4] - analog voice bypass
  613. * bypass_state[5] - digital voice bypass
  614. * bypass_state[6:7] - digital HiFi bypass
  615. */
  616. if (m->reg == TWL4030_REG_VSTPGA) {
  617. /* Voice digital bypass */
  618. if (reg)
  619. twl4030->bypass_state |= (1 << 5);
  620. else
  621. twl4030->bypass_state &= ~(1 << 5);
  622. } else if (m->reg <= TWL4030_REG_ARXR2_APGA_CTL) {
  623. /* Analog bypass */
  624. if (reg & (1 << m->shift))
  625. twl4030->bypass_state |=
  626. (1 << (m->reg - TWL4030_REG_ARXL1_APGA_CTL));
  627. else
  628. twl4030->bypass_state &=
  629. ~(1 << (m->reg - TWL4030_REG_ARXL1_APGA_CTL));
  630. } else if (m->reg == TWL4030_REG_VDL_APGA_CTL) {
  631. /* Analog voice bypass */
  632. if (reg & (1 << m->shift))
  633. twl4030->bypass_state |= (1 << 4);
  634. else
  635. twl4030->bypass_state &= ~(1 << 4);
  636. } else {
  637. /* Digital bypass */
  638. if (reg & (0x7 << m->shift))
  639. twl4030->bypass_state |= (1 << (m->shift ? 7 : 6));
  640. else
  641. twl4030->bypass_state &= ~(1 << (m->shift ? 7 : 6));
  642. }
  643. /* Enable master analog loopback mode if any analog switch is enabled*/
  644. misc = twl4030_read_reg_cache(w->codec, TWL4030_REG_MISC_SET_1);
  645. if (twl4030->bypass_state & 0x1F)
  646. misc |= TWL4030_FMLOOP_EN;
  647. else
  648. misc &= ~TWL4030_FMLOOP_EN;
  649. twl4030_write(w->codec, TWL4030_REG_MISC_SET_1, misc);
  650. if (w->codec->bias_level == SND_SOC_BIAS_STANDBY) {
  651. if (twl4030->bypass_state)
  652. twl4030_codec_mute(w->codec, 0);
  653. else
  654. twl4030_codec_mute(w->codec, 1);
  655. }
  656. return 0;
  657. }
  658. /*
  659. * Some of the gain controls in TWL (mostly those which are associated with
  660. * the outputs) are implemented in an interesting way:
  661. * 0x0 : Power down (mute)
  662. * 0x1 : 6dB
  663. * 0x2 : 0 dB
  664. * 0x3 : -6 dB
  665. * Inverting not going to help with these.
  666. * Custom volsw and volsw_2r get/put functions to handle these gain bits.
  667. */
  668. #define SOC_DOUBLE_TLV_TWL4030(xname, xreg, shift_left, shift_right, xmax,\
  669. xinvert, tlv_array) \
  670. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
  671. .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
  672. SNDRV_CTL_ELEM_ACCESS_READWRITE,\
  673. .tlv.p = (tlv_array), \
  674. .info = snd_soc_info_volsw, \
  675. .get = snd_soc_get_volsw_twl4030, \
  676. .put = snd_soc_put_volsw_twl4030, \
  677. .private_value = (unsigned long)&(struct soc_mixer_control) \
  678. {.reg = xreg, .shift = shift_left, .rshift = shift_right,\
  679. .max = xmax, .invert = xinvert} }
  680. #define SOC_DOUBLE_R_TLV_TWL4030(xname, reg_left, reg_right, xshift, xmax,\
  681. xinvert, tlv_array) \
  682. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
  683. .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
  684. SNDRV_CTL_ELEM_ACCESS_READWRITE,\
  685. .tlv.p = (tlv_array), \
  686. .info = snd_soc_info_volsw_2r, \
  687. .get = snd_soc_get_volsw_r2_twl4030,\
  688. .put = snd_soc_put_volsw_r2_twl4030, \
  689. .private_value = (unsigned long)&(struct soc_mixer_control) \
  690. {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
  691. .rshift = xshift, .max = xmax, .invert = xinvert} }
  692. #define SOC_SINGLE_TLV_TWL4030(xname, xreg, xshift, xmax, xinvert, tlv_array) \
  693. SOC_DOUBLE_TLV_TWL4030(xname, xreg, xshift, xshift, xmax, \
  694. xinvert, tlv_array)
  695. static int snd_soc_get_volsw_twl4030(struct snd_kcontrol *kcontrol,
  696. struct snd_ctl_elem_value *ucontrol)
  697. {
  698. struct soc_mixer_control *mc =
  699. (struct soc_mixer_control *)kcontrol->private_value;
  700. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  701. unsigned int reg = mc->reg;
  702. unsigned int shift = mc->shift;
  703. unsigned int rshift = mc->rshift;
  704. int max = mc->max;
  705. int mask = (1 << fls(max)) - 1;
  706. ucontrol->value.integer.value[0] =
  707. (snd_soc_read(codec, reg) >> shift) & mask;
  708. if (ucontrol->value.integer.value[0])
  709. ucontrol->value.integer.value[0] =
  710. max + 1 - ucontrol->value.integer.value[0];
  711. if (shift != rshift) {
  712. ucontrol->value.integer.value[1] =
  713. (snd_soc_read(codec, reg) >> rshift) & mask;
  714. if (ucontrol->value.integer.value[1])
  715. ucontrol->value.integer.value[1] =
  716. max + 1 - ucontrol->value.integer.value[1];
  717. }
  718. return 0;
  719. }
  720. static int snd_soc_put_volsw_twl4030(struct snd_kcontrol *kcontrol,
  721. struct snd_ctl_elem_value *ucontrol)
  722. {
  723. struct soc_mixer_control *mc =
  724. (struct soc_mixer_control *)kcontrol->private_value;
  725. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  726. unsigned int reg = mc->reg;
  727. unsigned int shift = mc->shift;
  728. unsigned int rshift = mc->rshift;
  729. int max = mc->max;
  730. int mask = (1 << fls(max)) - 1;
  731. unsigned short val, val2, val_mask;
  732. val = (ucontrol->value.integer.value[0] & mask);
  733. val_mask = mask << shift;
  734. if (val)
  735. val = max + 1 - val;
  736. val = val << shift;
  737. if (shift != rshift) {
  738. val2 = (ucontrol->value.integer.value[1] & mask);
  739. val_mask |= mask << rshift;
  740. if (val2)
  741. val2 = max + 1 - val2;
  742. val |= val2 << rshift;
  743. }
  744. return snd_soc_update_bits(codec, reg, val_mask, val);
  745. }
  746. static int snd_soc_get_volsw_r2_twl4030(struct snd_kcontrol *kcontrol,
  747. struct snd_ctl_elem_value *ucontrol)
  748. {
  749. struct soc_mixer_control *mc =
  750. (struct soc_mixer_control *)kcontrol->private_value;
  751. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  752. unsigned int reg = mc->reg;
  753. unsigned int reg2 = mc->rreg;
  754. unsigned int shift = mc->shift;
  755. int max = mc->max;
  756. int mask = (1<<fls(max))-1;
  757. ucontrol->value.integer.value[0] =
  758. (snd_soc_read(codec, reg) >> shift) & mask;
  759. ucontrol->value.integer.value[1] =
  760. (snd_soc_read(codec, reg2) >> shift) & mask;
  761. if (ucontrol->value.integer.value[0])
  762. ucontrol->value.integer.value[0] =
  763. max + 1 - ucontrol->value.integer.value[0];
  764. if (ucontrol->value.integer.value[1])
  765. ucontrol->value.integer.value[1] =
  766. max + 1 - ucontrol->value.integer.value[1];
  767. return 0;
  768. }
  769. static int snd_soc_put_volsw_r2_twl4030(struct snd_kcontrol *kcontrol,
  770. struct snd_ctl_elem_value *ucontrol)
  771. {
  772. struct soc_mixer_control *mc =
  773. (struct soc_mixer_control *)kcontrol->private_value;
  774. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  775. unsigned int reg = mc->reg;
  776. unsigned int reg2 = mc->rreg;
  777. unsigned int shift = mc->shift;
  778. int max = mc->max;
  779. int mask = (1 << fls(max)) - 1;
  780. int err;
  781. unsigned short val, val2, val_mask;
  782. val_mask = mask << shift;
  783. val = (ucontrol->value.integer.value[0] & mask);
  784. val2 = (ucontrol->value.integer.value[1] & mask);
  785. if (val)
  786. val = max + 1 - val;
  787. if (val2)
  788. val2 = max + 1 - val2;
  789. val = val << shift;
  790. val2 = val2 << shift;
  791. err = snd_soc_update_bits(codec, reg, val_mask, val);
  792. if (err < 0)
  793. return err;
  794. err = snd_soc_update_bits(codec, reg2, val_mask, val2);
  795. return err;
  796. }
  797. /* Codec operation modes */
  798. static const char *twl4030_op_modes_texts[] = {
  799. "Option 2 (voice/audio)", "Option 1 (audio)"
  800. };
  801. static const struct soc_enum twl4030_op_modes_enum =
  802. SOC_ENUM_SINGLE(TWL4030_REG_CODEC_MODE, 0,
  803. ARRAY_SIZE(twl4030_op_modes_texts),
  804. twl4030_op_modes_texts);
  805. static int snd_soc_put_twl4030_opmode_enum_double(struct snd_kcontrol *kcontrol,
  806. struct snd_ctl_elem_value *ucontrol)
  807. {
  808. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  809. struct twl4030_priv *twl4030 = codec->private_data;
  810. struct soc_enum *e = (struct soc_enum *)kcontrol->private_value;
  811. unsigned short val;
  812. unsigned short mask, bitmask;
  813. if (twl4030->configured) {
  814. printk(KERN_ERR "twl4030 operation mode cannot be "
  815. "changed on-the-fly\n");
  816. return -EBUSY;
  817. }
  818. for (bitmask = 1; bitmask < e->max; bitmask <<= 1)
  819. ;
  820. if (ucontrol->value.enumerated.item[0] > e->max - 1)
  821. return -EINVAL;
  822. val = ucontrol->value.enumerated.item[0] << e->shift_l;
  823. mask = (bitmask - 1) << e->shift_l;
  824. if (e->shift_l != e->shift_r) {
  825. if (ucontrol->value.enumerated.item[1] > e->max - 1)
  826. return -EINVAL;
  827. val |= ucontrol->value.enumerated.item[1] << e->shift_r;
  828. mask |= (bitmask - 1) << e->shift_r;
  829. }
  830. return snd_soc_update_bits(codec, e->reg, mask, val);
  831. }
  832. /*
  833. * FGAIN volume control:
  834. * from -62 to 0 dB in 1 dB steps (mute instead of -63 dB)
  835. */
  836. static DECLARE_TLV_DB_SCALE(digital_fine_tlv, -6300, 100, 1);
  837. /*
  838. * CGAIN volume control:
  839. * 0 dB to 12 dB in 6 dB steps
  840. * value 2 and 3 means 12 dB
  841. */
  842. static DECLARE_TLV_DB_SCALE(digital_coarse_tlv, 0, 600, 0);
  843. /*
  844. * Voice Downlink GAIN volume control:
  845. * from -37 to 12 dB in 1 dB steps (mute instead of -37 dB)
  846. */
  847. static DECLARE_TLV_DB_SCALE(digital_voice_downlink_tlv, -3700, 100, 1);
  848. /*
  849. * Analog playback gain
  850. * -24 dB to 12 dB in 2 dB steps
  851. */
  852. static DECLARE_TLV_DB_SCALE(analog_tlv, -2400, 200, 0);
  853. /*
  854. * Gain controls tied to outputs
  855. * -6 dB to 6 dB in 6 dB steps (mute instead of -12)
  856. */
  857. static DECLARE_TLV_DB_SCALE(output_tvl, -1200, 600, 1);
  858. /*
  859. * Gain control for earpiece amplifier
  860. * 0 dB to 12 dB in 6 dB steps (mute instead of -6)
  861. */
  862. static DECLARE_TLV_DB_SCALE(output_ear_tvl, -600, 600, 1);
  863. /*
  864. * Capture gain after the ADCs
  865. * from 0 dB to 31 dB in 1 dB steps
  866. */
  867. static DECLARE_TLV_DB_SCALE(digital_capture_tlv, 0, 100, 0);
  868. /*
  869. * Gain control for input amplifiers
  870. * 0 dB to 30 dB in 6 dB steps
  871. */
  872. static DECLARE_TLV_DB_SCALE(input_gain_tlv, 0, 600, 0);
  873. /* AVADC clock priority */
  874. static const char *twl4030_avadc_clk_priority_texts[] = {
  875. "Voice high priority", "HiFi high priority"
  876. };
  877. static const struct soc_enum twl4030_avadc_clk_priority_enum =
  878. SOC_ENUM_SINGLE(TWL4030_REG_AVADC_CTL, 2,
  879. ARRAY_SIZE(twl4030_avadc_clk_priority_texts),
  880. twl4030_avadc_clk_priority_texts);
  881. static const char *twl4030_rampdelay_texts[] = {
  882. "27/20/14 ms", "55/40/27 ms", "109/81/55 ms", "218/161/109 ms",
  883. "437/323/218 ms", "874/645/437 ms", "1748/1291/874 ms",
  884. "3495/2581/1748 ms"
  885. };
  886. static const struct soc_enum twl4030_rampdelay_enum =
  887. SOC_ENUM_SINGLE(TWL4030_REG_HS_POPN_SET, 2,
  888. ARRAY_SIZE(twl4030_rampdelay_texts),
  889. twl4030_rampdelay_texts);
  890. /* Vibra H-bridge direction mode */
  891. static const char *twl4030_vibradirmode_texts[] = {
  892. "Vibra H-bridge direction", "Audio data MSB",
  893. };
  894. static const struct soc_enum twl4030_vibradirmode_enum =
  895. SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 5,
  896. ARRAY_SIZE(twl4030_vibradirmode_texts),
  897. twl4030_vibradirmode_texts);
  898. /* Vibra H-bridge direction */
  899. static const char *twl4030_vibradir_texts[] = {
  900. "Positive polarity", "Negative polarity",
  901. };
  902. static const struct soc_enum twl4030_vibradir_enum =
  903. SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 1,
  904. ARRAY_SIZE(twl4030_vibradir_texts),
  905. twl4030_vibradir_texts);
  906. static const struct snd_kcontrol_new twl4030_snd_controls[] = {
  907. /* Codec operation mode control */
  908. SOC_ENUM_EXT("Codec Operation Mode", twl4030_op_modes_enum,
  909. snd_soc_get_enum_double,
  910. snd_soc_put_twl4030_opmode_enum_double),
  911. /* Common playback gain controls */
  912. SOC_DOUBLE_R_TLV("DAC1 Digital Fine Playback Volume",
  913. TWL4030_REG_ARXL1PGA, TWL4030_REG_ARXR1PGA,
  914. 0, 0x3f, 0, digital_fine_tlv),
  915. SOC_DOUBLE_R_TLV("DAC2 Digital Fine Playback Volume",
  916. TWL4030_REG_ARXL2PGA, TWL4030_REG_ARXR2PGA,
  917. 0, 0x3f, 0, digital_fine_tlv),
  918. SOC_DOUBLE_R_TLV("DAC1 Digital Coarse Playback Volume",
  919. TWL4030_REG_ARXL1PGA, TWL4030_REG_ARXR1PGA,
  920. 6, 0x2, 0, digital_coarse_tlv),
  921. SOC_DOUBLE_R_TLV("DAC2 Digital Coarse Playback Volume",
  922. TWL4030_REG_ARXL2PGA, TWL4030_REG_ARXR2PGA,
  923. 6, 0x2, 0, digital_coarse_tlv),
  924. SOC_DOUBLE_R_TLV("DAC1 Analog Playback Volume",
  925. TWL4030_REG_ARXL1_APGA_CTL, TWL4030_REG_ARXR1_APGA_CTL,
  926. 3, 0x12, 1, analog_tlv),
  927. SOC_DOUBLE_R_TLV("DAC2 Analog Playback Volume",
  928. TWL4030_REG_ARXL2_APGA_CTL, TWL4030_REG_ARXR2_APGA_CTL,
  929. 3, 0x12, 1, analog_tlv),
  930. SOC_DOUBLE_R("DAC1 Analog Playback Switch",
  931. TWL4030_REG_ARXL1_APGA_CTL, TWL4030_REG_ARXR1_APGA_CTL,
  932. 1, 1, 0),
  933. SOC_DOUBLE_R("DAC2 Analog Playback Switch",
  934. TWL4030_REG_ARXL2_APGA_CTL, TWL4030_REG_ARXR2_APGA_CTL,
  935. 1, 1, 0),
  936. /* Common voice downlink gain controls */
  937. SOC_SINGLE_TLV("DAC Voice Digital Downlink Volume",
  938. TWL4030_REG_VRXPGA, 0, 0x31, 0, digital_voice_downlink_tlv),
  939. SOC_SINGLE_TLV("DAC Voice Analog Downlink Volume",
  940. TWL4030_REG_VDL_APGA_CTL, 3, 0x12, 1, analog_tlv),
  941. SOC_SINGLE("DAC Voice Analog Downlink Switch",
  942. TWL4030_REG_VDL_APGA_CTL, 1, 1, 0),
  943. /* Separate output gain controls */
  944. SOC_DOUBLE_R_TLV_TWL4030("PreDriv Playback Volume",
  945. TWL4030_REG_PREDL_CTL, TWL4030_REG_PREDR_CTL,
  946. 4, 3, 0, output_tvl),
  947. SOC_DOUBLE_TLV_TWL4030("Headset Playback Volume",
  948. TWL4030_REG_HS_GAIN_SET, 0, 2, 3, 0, output_tvl),
  949. SOC_DOUBLE_R_TLV_TWL4030("Carkit Playback Volume",
  950. TWL4030_REG_PRECKL_CTL, TWL4030_REG_PRECKR_CTL,
  951. 4, 3, 0, output_tvl),
  952. SOC_SINGLE_TLV_TWL4030("Earpiece Playback Volume",
  953. TWL4030_REG_EAR_CTL, 4, 3, 0, output_ear_tvl),
  954. /* Common capture gain controls */
  955. SOC_DOUBLE_R_TLV("TX1 Digital Capture Volume",
  956. TWL4030_REG_ATXL1PGA, TWL4030_REG_ATXR1PGA,
  957. 0, 0x1f, 0, digital_capture_tlv),
  958. SOC_DOUBLE_R_TLV("TX2 Digital Capture Volume",
  959. TWL4030_REG_AVTXL2PGA, TWL4030_REG_AVTXR2PGA,
  960. 0, 0x1f, 0, digital_capture_tlv),
  961. SOC_DOUBLE_TLV("Analog Capture Volume", TWL4030_REG_ANAMIC_GAIN,
  962. 0, 3, 5, 0, input_gain_tlv),
  963. SOC_ENUM("AVADC Clock Priority", twl4030_avadc_clk_priority_enum),
  964. SOC_ENUM("HS ramp delay", twl4030_rampdelay_enum),
  965. SOC_ENUM("Vibra H-bridge mode", twl4030_vibradirmode_enum),
  966. SOC_ENUM("Vibra H-bridge direction", twl4030_vibradir_enum),
  967. };
  968. static const struct snd_soc_dapm_widget twl4030_dapm_widgets[] = {
  969. /* Left channel inputs */
  970. SND_SOC_DAPM_INPUT("MAINMIC"),
  971. SND_SOC_DAPM_INPUT("HSMIC"),
  972. SND_SOC_DAPM_INPUT("AUXL"),
  973. SND_SOC_DAPM_INPUT("CARKITMIC"),
  974. /* Right channel inputs */
  975. SND_SOC_DAPM_INPUT("SUBMIC"),
  976. SND_SOC_DAPM_INPUT("AUXR"),
  977. /* Digital microphones (Stereo) */
  978. SND_SOC_DAPM_INPUT("DIGIMIC0"),
  979. SND_SOC_DAPM_INPUT("DIGIMIC1"),
  980. /* Outputs */
  981. SND_SOC_DAPM_OUTPUT("OUTL"),
  982. SND_SOC_DAPM_OUTPUT("OUTR"),
  983. SND_SOC_DAPM_OUTPUT("EARPIECE"),
  984. SND_SOC_DAPM_OUTPUT("PREDRIVEL"),
  985. SND_SOC_DAPM_OUTPUT("PREDRIVER"),
  986. SND_SOC_DAPM_OUTPUT("HSOL"),
  987. SND_SOC_DAPM_OUTPUT("HSOR"),
  988. SND_SOC_DAPM_OUTPUT("CARKITL"),
  989. SND_SOC_DAPM_OUTPUT("CARKITR"),
  990. SND_SOC_DAPM_OUTPUT("HFL"),
  991. SND_SOC_DAPM_OUTPUT("HFR"),
  992. SND_SOC_DAPM_OUTPUT("VIBRA"),
  993. /* DACs */
  994. SND_SOC_DAPM_DAC("DAC Right1", "Right Front HiFi Playback",
  995. SND_SOC_NOPM, 0, 0),
  996. SND_SOC_DAPM_DAC("DAC Left1", "Left Front HiFi Playback",
  997. SND_SOC_NOPM, 0, 0),
  998. SND_SOC_DAPM_DAC("DAC Right2", "Right Rear HiFi Playback",
  999. SND_SOC_NOPM, 0, 0),
  1000. SND_SOC_DAPM_DAC("DAC Left2", "Left Rear HiFi Playback",
  1001. SND_SOC_NOPM, 0, 0),
  1002. SND_SOC_DAPM_DAC("DAC Voice", "Voice Playback",
  1003. SND_SOC_NOPM, 0, 0),
  1004. /* Analog bypasses */
  1005. SND_SOC_DAPM_SWITCH_E("Right1 Analog Loopback", SND_SOC_NOPM, 0, 0,
  1006. &twl4030_dapm_abypassr1_control, bypass_event,
  1007. SND_SOC_DAPM_POST_REG),
  1008. SND_SOC_DAPM_SWITCH_E("Left1 Analog Loopback", SND_SOC_NOPM, 0, 0,
  1009. &twl4030_dapm_abypassl1_control,
  1010. bypass_event, SND_SOC_DAPM_POST_REG),
  1011. SND_SOC_DAPM_SWITCH_E("Right2 Analog Loopback", SND_SOC_NOPM, 0, 0,
  1012. &twl4030_dapm_abypassr2_control,
  1013. bypass_event, SND_SOC_DAPM_POST_REG),
  1014. SND_SOC_DAPM_SWITCH_E("Left2 Analog Loopback", SND_SOC_NOPM, 0, 0,
  1015. &twl4030_dapm_abypassl2_control,
  1016. bypass_event, SND_SOC_DAPM_POST_REG),
  1017. SND_SOC_DAPM_SWITCH_E("Voice Analog Loopback", SND_SOC_NOPM, 0, 0,
  1018. &twl4030_dapm_abypassv_control,
  1019. bypass_event, SND_SOC_DAPM_POST_REG),
  1020. /* Digital bypasses */
  1021. SND_SOC_DAPM_SWITCH_E("Left Digital Loopback", SND_SOC_NOPM, 0, 0,
  1022. &twl4030_dapm_dbypassl_control, bypass_event,
  1023. SND_SOC_DAPM_POST_REG),
  1024. SND_SOC_DAPM_SWITCH_E("Right Digital Loopback", SND_SOC_NOPM, 0, 0,
  1025. &twl4030_dapm_dbypassr_control, bypass_event,
  1026. SND_SOC_DAPM_POST_REG),
  1027. SND_SOC_DAPM_SWITCH_E("Voice Digital Loopback", SND_SOC_NOPM, 0, 0,
  1028. &twl4030_dapm_dbypassv_control, bypass_event,
  1029. SND_SOC_DAPM_POST_REG),
  1030. /* Digital mixers, power control for the physical DACs */
  1031. SND_SOC_DAPM_MIXER("Digital R1 Playback Mixer",
  1032. TWL4030_REG_AVDAC_CTL, 0, 0, NULL, 0),
  1033. SND_SOC_DAPM_MIXER("Digital L1 Playback Mixer",
  1034. TWL4030_REG_AVDAC_CTL, 1, 0, NULL, 0),
  1035. SND_SOC_DAPM_MIXER("Digital R2 Playback Mixer",
  1036. TWL4030_REG_AVDAC_CTL, 2, 0, NULL, 0),
  1037. SND_SOC_DAPM_MIXER("Digital L2 Playback Mixer",
  1038. TWL4030_REG_AVDAC_CTL, 3, 0, NULL, 0),
  1039. SND_SOC_DAPM_MIXER("Digital Voice Playback Mixer",
  1040. TWL4030_REG_AVDAC_CTL, 4, 0, NULL, 0),
  1041. /* Analog mixers, power control for the physical PGAs */
  1042. SND_SOC_DAPM_MIXER("Analog R1 Playback Mixer",
  1043. TWL4030_REG_ARXR1_APGA_CTL, 0, 0, NULL, 0),
  1044. SND_SOC_DAPM_MIXER("Analog L1 Playback Mixer",
  1045. TWL4030_REG_ARXL1_APGA_CTL, 0, 0, NULL, 0),
  1046. SND_SOC_DAPM_MIXER("Analog R2 Playback Mixer",
  1047. TWL4030_REG_ARXR2_APGA_CTL, 0, 0, NULL, 0),
  1048. SND_SOC_DAPM_MIXER("Analog L2 Playback Mixer",
  1049. TWL4030_REG_ARXL2_APGA_CTL, 0, 0, NULL, 0),
  1050. SND_SOC_DAPM_MIXER("Analog Voice Playback Mixer",
  1051. TWL4030_REG_VDL_APGA_CTL, 0, 0, NULL, 0),
  1052. /* Output MIXER controls */
  1053. /* Earpiece */
  1054. SND_SOC_DAPM_MIXER("Earpiece Mixer", SND_SOC_NOPM, 0, 0,
  1055. &twl4030_dapm_earpiece_controls[0],
  1056. ARRAY_SIZE(twl4030_dapm_earpiece_controls)),
  1057. /* PreDrivL/R */
  1058. SND_SOC_DAPM_MIXER("PredriveL Mixer", SND_SOC_NOPM, 0, 0,
  1059. &twl4030_dapm_predrivel_controls[0],
  1060. ARRAY_SIZE(twl4030_dapm_predrivel_controls)),
  1061. SND_SOC_DAPM_MIXER("PredriveR Mixer", SND_SOC_NOPM, 0, 0,
  1062. &twl4030_dapm_predriver_controls[0],
  1063. ARRAY_SIZE(twl4030_dapm_predriver_controls)),
  1064. /* HeadsetL/R */
  1065. SND_SOC_DAPM_MIXER("HeadsetL Mixer", SND_SOC_NOPM, 0, 0,
  1066. &twl4030_dapm_hsol_controls[0],
  1067. ARRAY_SIZE(twl4030_dapm_hsol_controls)),
  1068. SND_SOC_DAPM_PGA_E("HeadsetL PGA", SND_SOC_NOPM,
  1069. 0, 0, NULL, 0, headsetlpga_event,
  1070. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1071. SND_SOC_DAPM_MIXER("HeadsetR Mixer", SND_SOC_NOPM, 0, 0,
  1072. &twl4030_dapm_hsor_controls[0],
  1073. ARRAY_SIZE(twl4030_dapm_hsor_controls)),
  1074. SND_SOC_DAPM_PGA_E("HeadsetR PGA", SND_SOC_NOPM,
  1075. 0, 0, NULL, 0, headsetrpga_event,
  1076. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1077. /* CarkitL/R */
  1078. SND_SOC_DAPM_MIXER("CarkitL Mixer", SND_SOC_NOPM, 0, 0,
  1079. &twl4030_dapm_carkitl_controls[0],
  1080. ARRAY_SIZE(twl4030_dapm_carkitl_controls)),
  1081. SND_SOC_DAPM_MIXER("CarkitR Mixer", SND_SOC_NOPM, 0, 0,
  1082. &twl4030_dapm_carkitr_controls[0],
  1083. ARRAY_SIZE(twl4030_dapm_carkitr_controls)),
  1084. /* Output MUX controls */
  1085. /* HandsfreeL/R */
  1086. SND_SOC_DAPM_MUX("HandsfreeL Mux", SND_SOC_NOPM, 0, 0,
  1087. &twl4030_dapm_handsfreel_control),
  1088. SND_SOC_DAPM_SWITCH("HandsfreeL", SND_SOC_NOPM, 0, 0,
  1089. &twl4030_dapm_handsfreelmute_control),
  1090. SND_SOC_DAPM_PGA_E("HandsfreeL PGA", SND_SOC_NOPM,
  1091. 0, 0, NULL, 0, handsfreelpga_event,
  1092. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1093. SND_SOC_DAPM_MUX("HandsfreeR Mux", SND_SOC_NOPM, 5, 0,
  1094. &twl4030_dapm_handsfreer_control),
  1095. SND_SOC_DAPM_SWITCH("HandsfreeR", SND_SOC_NOPM, 0, 0,
  1096. &twl4030_dapm_handsfreermute_control),
  1097. SND_SOC_DAPM_PGA_E("HandsfreeR PGA", SND_SOC_NOPM,
  1098. 0, 0, NULL, 0, handsfreerpga_event,
  1099. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1100. /* Vibra */
  1101. SND_SOC_DAPM_MUX("Vibra Mux", TWL4030_REG_VIBRA_CTL, 0, 0,
  1102. &twl4030_dapm_vibra_control),
  1103. SND_SOC_DAPM_MUX("Vibra Route", SND_SOC_NOPM, 0, 0,
  1104. &twl4030_dapm_vibrapath_control),
  1105. /* Introducing four virtual ADC, since TWL4030 have four channel for
  1106. capture */
  1107. SND_SOC_DAPM_ADC("ADC Virtual Left1", "Left Front Capture",
  1108. SND_SOC_NOPM, 0, 0),
  1109. SND_SOC_DAPM_ADC("ADC Virtual Right1", "Right Front Capture",
  1110. SND_SOC_NOPM, 0, 0),
  1111. SND_SOC_DAPM_ADC("ADC Virtual Left2", "Left Rear Capture",
  1112. SND_SOC_NOPM, 0, 0),
  1113. SND_SOC_DAPM_ADC("ADC Virtual Right2", "Right Rear Capture",
  1114. SND_SOC_NOPM, 0, 0),
  1115. /* Analog/Digital mic path selection.
  1116. TX1 Left/Right: either analog Left/Right or Digimic0
  1117. TX2 Left/Right: either analog Left/Right or Digimic1 */
  1118. SND_SOC_DAPM_MUX_E("TX1 Capture Route", SND_SOC_NOPM, 0, 0,
  1119. &twl4030_dapm_micpathtx1_control, micpath_event,
  1120. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD|
  1121. SND_SOC_DAPM_POST_REG),
  1122. SND_SOC_DAPM_MUX_E("TX2 Capture Route", SND_SOC_NOPM, 0, 0,
  1123. &twl4030_dapm_micpathtx2_control, micpath_event,
  1124. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD|
  1125. SND_SOC_DAPM_POST_REG),
  1126. /* Analog input mixers for the capture amplifiers */
  1127. SND_SOC_DAPM_MIXER("Analog Left Capture Route",
  1128. TWL4030_REG_ANAMICL, 4, 0,
  1129. &twl4030_dapm_analoglmic_controls[0],
  1130. ARRAY_SIZE(twl4030_dapm_analoglmic_controls)),
  1131. SND_SOC_DAPM_MIXER("Analog Right Capture Route",
  1132. TWL4030_REG_ANAMICR, 4, 0,
  1133. &twl4030_dapm_analogrmic_controls[0],
  1134. ARRAY_SIZE(twl4030_dapm_analogrmic_controls)),
  1135. SND_SOC_DAPM_PGA("ADC Physical Left",
  1136. TWL4030_REG_AVADC_CTL, 3, 0, NULL, 0),
  1137. SND_SOC_DAPM_PGA("ADC Physical Right",
  1138. TWL4030_REG_AVADC_CTL, 1, 0, NULL, 0),
  1139. SND_SOC_DAPM_PGA("Digimic0 Enable",
  1140. TWL4030_REG_ADCMICSEL, 1, 0, NULL, 0),
  1141. SND_SOC_DAPM_PGA("Digimic1 Enable",
  1142. TWL4030_REG_ADCMICSEL, 3, 0, NULL, 0),
  1143. SND_SOC_DAPM_MICBIAS("Mic Bias 1", TWL4030_REG_MICBIAS_CTL, 0, 0),
  1144. SND_SOC_DAPM_MICBIAS("Mic Bias 2", TWL4030_REG_MICBIAS_CTL, 1, 0),
  1145. SND_SOC_DAPM_MICBIAS("Headset Mic Bias", TWL4030_REG_MICBIAS_CTL, 2, 0),
  1146. };
  1147. static const struct snd_soc_dapm_route intercon[] = {
  1148. {"Digital L1 Playback Mixer", NULL, "DAC Left1"},
  1149. {"Digital R1 Playback Mixer", NULL, "DAC Right1"},
  1150. {"Digital L2 Playback Mixer", NULL, "DAC Left2"},
  1151. {"Digital R2 Playback Mixer", NULL, "DAC Right2"},
  1152. {"Digital Voice Playback Mixer", NULL, "DAC Voice"},
  1153. {"Analog L1 Playback Mixer", NULL, "Digital L1 Playback Mixer"},
  1154. {"Analog R1 Playback Mixer", NULL, "Digital R1 Playback Mixer"},
  1155. {"Analog L2 Playback Mixer", NULL, "Digital L2 Playback Mixer"},
  1156. {"Analog R2 Playback Mixer", NULL, "Digital R2 Playback Mixer"},
  1157. {"Analog Voice Playback Mixer", NULL, "Digital Voice Playback Mixer"},
  1158. /* Internal playback routings */
  1159. /* Earpiece */
  1160. {"Earpiece Mixer", "Voice", "Analog Voice Playback Mixer"},
  1161. {"Earpiece Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1162. {"Earpiece Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1163. {"Earpiece Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1164. /* PreDrivL */
  1165. {"PredriveL Mixer", "Voice", "Analog Voice Playback Mixer"},
  1166. {"PredriveL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1167. {"PredriveL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1168. {"PredriveL Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1169. /* PreDrivR */
  1170. {"PredriveR Mixer", "Voice", "Analog Voice Playback Mixer"},
  1171. {"PredriveR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1172. {"PredriveR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1173. {"PredriveR Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1174. /* HeadsetL */
  1175. {"HeadsetL Mixer", "Voice", "Analog Voice Playback Mixer"},
  1176. {"HeadsetL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1177. {"HeadsetL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1178. {"HeadsetL PGA", NULL, "HeadsetL Mixer"},
  1179. /* HeadsetR */
  1180. {"HeadsetR Mixer", "Voice", "Analog Voice Playback Mixer"},
  1181. {"HeadsetR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1182. {"HeadsetR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1183. {"HeadsetR PGA", NULL, "HeadsetR Mixer"},
  1184. /* CarkitL */
  1185. {"CarkitL Mixer", "Voice", "Analog Voice Playback Mixer"},
  1186. {"CarkitL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1187. {"CarkitL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1188. /* CarkitR */
  1189. {"CarkitR Mixer", "Voice", "Analog Voice Playback Mixer"},
  1190. {"CarkitR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1191. {"CarkitR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1192. /* HandsfreeL */
  1193. {"HandsfreeL Mux", "Voice", "Analog Voice Playback Mixer"},
  1194. {"HandsfreeL Mux", "AudioL1", "Analog L1 Playback Mixer"},
  1195. {"HandsfreeL Mux", "AudioL2", "Analog L2 Playback Mixer"},
  1196. {"HandsfreeL Mux", "AudioR2", "Analog R2 Playback Mixer"},
  1197. {"HandsfreeL", "Switch", "HandsfreeL Mux"},
  1198. {"HandsfreeL PGA", NULL, "HandsfreeL"},
  1199. /* HandsfreeR */
  1200. {"HandsfreeR Mux", "Voice", "Analog Voice Playback Mixer"},
  1201. {"HandsfreeR Mux", "AudioR1", "Analog R1 Playback Mixer"},
  1202. {"HandsfreeR Mux", "AudioR2", "Analog R2 Playback Mixer"},
  1203. {"HandsfreeR Mux", "AudioL2", "Analog L2 Playback Mixer"},
  1204. {"HandsfreeR", "Switch", "HandsfreeR Mux"},
  1205. {"HandsfreeR PGA", NULL, "HandsfreeR"},
  1206. /* Vibra */
  1207. {"Vibra Mux", "AudioL1", "DAC Left1"},
  1208. {"Vibra Mux", "AudioR1", "DAC Right1"},
  1209. {"Vibra Mux", "AudioL2", "DAC Left2"},
  1210. {"Vibra Mux", "AudioR2", "DAC Right2"},
  1211. /* outputs */
  1212. {"OUTL", NULL, "Analog L2 Playback Mixer"},
  1213. {"OUTR", NULL, "Analog R2 Playback Mixer"},
  1214. {"EARPIECE", NULL, "Earpiece Mixer"},
  1215. {"PREDRIVEL", NULL, "PredriveL Mixer"},
  1216. {"PREDRIVER", NULL, "PredriveR Mixer"},
  1217. {"HSOL", NULL, "HeadsetL PGA"},
  1218. {"HSOR", NULL, "HeadsetR PGA"},
  1219. {"CARKITL", NULL, "CarkitL Mixer"},
  1220. {"CARKITR", NULL, "CarkitR Mixer"},
  1221. {"HFL", NULL, "HandsfreeL PGA"},
  1222. {"HFR", NULL, "HandsfreeR PGA"},
  1223. {"Vibra Route", "Audio", "Vibra Mux"},
  1224. {"VIBRA", NULL, "Vibra Route"},
  1225. /* Capture path */
  1226. {"Analog Left Capture Route", "Main mic", "MAINMIC"},
  1227. {"Analog Left Capture Route", "Headset mic", "HSMIC"},
  1228. {"Analog Left Capture Route", "AUXL", "AUXL"},
  1229. {"Analog Left Capture Route", "Carkit mic", "CARKITMIC"},
  1230. {"Analog Right Capture Route", "Sub mic", "SUBMIC"},
  1231. {"Analog Right Capture Route", "AUXR", "AUXR"},
  1232. {"ADC Physical Left", NULL, "Analog Left Capture Route"},
  1233. {"ADC Physical Right", NULL, "Analog Right Capture Route"},
  1234. {"Digimic0 Enable", NULL, "DIGIMIC0"},
  1235. {"Digimic1 Enable", NULL, "DIGIMIC1"},
  1236. /* TX1 Left capture path */
  1237. {"TX1 Capture Route", "Analog", "ADC Physical Left"},
  1238. {"TX1 Capture Route", "Digimic0", "Digimic0 Enable"},
  1239. /* TX1 Right capture path */
  1240. {"TX1 Capture Route", "Analog", "ADC Physical Right"},
  1241. {"TX1 Capture Route", "Digimic0", "Digimic0 Enable"},
  1242. /* TX2 Left capture path */
  1243. {"TX2 Capture Route", "Analog", "ADC Physical Left"},
  1244. {"TX2 Capture Route", "Digimic1", "Digimic1 Enable"},
  1245. /* TX2 Right capture path */
  1246. {"TX2 Capture Route", "Analog", "ADC Physical Right"},
  1247. {"TX2 Capture Route", "Digimic1", "Digimic1 Enable"},
  1248. {"ADC Virtual Left1", NULL, "TX1 Capture Route"},
  1249. {"ADC Virtual Right1", NULL, "TX1 Capture Route"},
  1250. {"ADC Virtual Left2", NULL, "TX2 Capture Route"},
  1251. {"ADC Virtual Right2", NULL, "TX2 Capture Route"},
  1252. /* Analog bypass routes */
  1253. {"Right1 Analog Loopback", "Switch", "Analog Right Capture Route"},
  1254. {"Left1 Analog Loopback", "Switch", "Analog Left Capture Route"},
  1255. {"Right2 Analog Loopback", "Switch", "Analog Right Capture Route"},
  1256. {"Left2 Analog Loopback", "Switch", "Analog Left Capture Route"},
  1257. {"Voice Analog Loopback", "Switch", "Analog Left Capture Route"},
  1258. {"Analog R1 Playback Mixer", NULL, "Right1 Analog Loopback"},
  1259. {"Analog L1 Playback Mixer", NULL, "Left1 Analog Loopback"},
  1260. {"Analog R2 Playback Mixer", NULL, "Right2 Analog Loopback"},
  1261. {"Analog L2 Playback Mixer", NULL, "Left2 Analog Loopback"},
  1262. {"Analog Voice Playback Mixer", NULL, "Voice Analog Loopback"},
  1263. /* Digital bypass routes */
  1264. {"Right Digital Loopback", "Volume", "TX1 Capture Route"},
  1265. {"Left Digital Loopback", "Volume", "TX1 Capture Route"},
  1266. {"Voice Digital Loopback", "Volume", "TX2 Capture Route"},
  1267. {"Digital R2 Playback Mixer", NULL, "Right Digital Loopback"},
  1268. {"Digital L2 Playback Mixer", NULL, "Left Digital Loopback"},
  1269. {"Digital Voice Playback Mixer", NULL, "Voice Digital Loopback"},
  1270. };
  1271. static int twl4030_add_widgets(struct snd_soc_codec *codec)
  1272. {
  1273. snd_soc_dapm_new_controls(codec, twl4030_dapm_widgets,
  1274. ARRAY_SIZE(twl4030_dapm_widgets));
  1275. snd_soc_dapm_add_routes(codec, intercon, ARRAY_SIZE(intercon));
  1276. snd_soc_dapm_new_widgets(codec);
  1277. return 0;
  1278. }
  1279. static int twl4030_set_bias_level(struct snd_soc_codec *codec,
  1280. enum snd_soc_bias_level level)
  1281. {
  1282. struct twl4030_priv *twl4030 = codec->private_data;
  1283. switch (level) {
  1284. case SND_SOC_BIAS_ON:
  1285. twl4030_codec_mute(codec, 0);
  1286. break;
  1287. case SND_SOC_BIAS_PREPARE:
  1288. twl4030_power_up(codec);
  1289. if (twl4030->bypass_state)
  1290. twl4030_codec_mute(codec, 0);
  1291. else
  1292. twl4030_codec_mute(codec, 1);
  1293. break;
  1294. case SND_SOC_BIAS_STANDBY:
  1295. twl4030_power_up(codec);
  1296. if (twl4030->bypass_state)
  1297. twl4030_codec_mute(codec, 0);
  1298. else
  1299. twl4030_codec_mute(codec, 1);
  1300. break;
  1301. case SND_SOC_BIAS_OFF:
  1302. twl4030_power_down(codec);
  1303. break;
  1304. }
  1305. codec->bias_level = level;
  1306. return 0;
  1307. }
  1308. static void twl4030_constraints(struct twl4030_priv *twl4030,
  1309. struct snd_pcm_substream *mst_substream)
  1310. {
  1311. struct snd_pcm_substream *slv_substream;
  1312. /* Pick the stream, which need to be constrained */
  1313. if (mst_substream == twl4030->master_substream)
  1314. slv_substream = twl4030->slave_substream;
  1315. else if (mst_substream == twl4030->slave_substream)
  1316. slv_substream = twl4030->master_substream;
  1317. else /* This should not happen.. */
  1318. return;
  1319. /* Set the constraints according to the already configured stream */
  1320. snd_pcm_hw_constraint_minmax(slv_substream->runtime,
  1321. SNDRV_PCM_HW_PARAM_RATE,
  1322. twl4030->rate,
  1323. twl4030->rate);
  1324. snd_pcm_hw_constraint_minmax(slv_substream->runtime,
  1325. SNDRV_PCM_HW_PARAM_SAMPLE_BITS,
  1326. twl4030->sample_bits,
  1327. twl4030->sample_bits);
  1328. snd_pcm_hw_constraint_minmax(slv_substream->runtime,
  1329. SNDRV_PCM_HW_PARAM_CHANNELS,
  1330. twl4030->channels,
  1331. twl4030->channels);
  1332. }
  1333. /* In case of 4 channel mode, the RX1 L/R for playback and the TX2 L/R for
  1334. * capture has to be enabled/disabled. */
  1335. static void twl4030_tdm_enable(struct snd_soc_codec *codec, int direction,
  1336. int enable)
  1337. {
  1338. u8 reg, mask;
  1339. reg = twl4030_read_reg_cache(codec, TWL4030_REG_OPTION);
  1340. if (direction == SNDRV_PCM_STREAM_PLAYBACK)
  1341. mask = TWL4030_ARXL1_VRX_EN | TWL4030_ARXR1_EN;
  1342. else
  1343. mask = TWL4030_ATXL2_VTXL_EN | TWL4030_ATXR2_VTXR_EN;
  1344. if (enable)
  1345. reg |= mask;
  1346. else
  1347. reg &= ~mask;
  1348. twl4030_write(codec, TWL4030_REG_OPTION, reg);
  1349. }
  1350. static int twl4030_startup(struct snd_pcm_substream *substream,
  1351. struct snd_soc_dai *dai)
  1352. {
  1353. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1354. struct snd_soc_device *socdev = rtd->socdev;
  1355. struct snd_soc_codec *codec = socdev->card->codec;
  1356. struct twl4030_priv *twl4030 = codec->private_data;
  1357. if (twl4030->master_substream) {
  1358. twl4030->slave_substream = substream;
  1359. /* The DAI has one configuration for playback and capture, so
  1360. * if the DAI has been already configured then constrain this
  1361. * substream to match it. */
  1362. if (twl4030->configured)
  1363. twl4030_constraints(twl4030, twl4030->master_substream);
  1364. } else {
  1365. if (!(twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE) &
  1366. TWL4030_OPTION_1)) {
  1367. /* In option2 4 channel is not supported, set the
  1368. * constraint for the first stream for channels, the
  1369. * second stream will 'inherit' this cosntraint */
  1370. snd_pcm_hw_constraint_minmax(substream->runtime,
  1371. SNDRV_PCM_HW_PARAM_CHANNELS,
  1372. 2, 2);
  1373. }
  1374. twl4030->master_substream = substream;
  1375. }
  1376. return 0;
  1377. }
  1378. static void twl4030_shutdown(struct snd_pcm_substream *substream,
  1379. struct snd_soc_dai *dai)
  1380. {
  1381. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1382. struct snd_soc_device *socdev = rtd->socdev;
  1383. struct snd_soc_codec *codec = socdev->card->codec;
  1384. struct twl4030_priv *twl4030 = codec->private_data;
  1385. if (twl4030->master_substream == substream)
  1386. twl4030->master_substream = twl4030->slave_substream;
  1387. twl4030->slave_substream = NULL;
  1388. /* If all streams are closed, or the remaining stream has not yet
  1389. * been configured than set the DAI as not configured. */
  1390. if (!twl4030->master_substream)
  1391. twl4030->configured = 0;
  1392. else if (!twl4030->master_substream->runtime->channels)
  1393. twl4030->configured = 0;
  1394. /* If the closing substream had 4 channel, do the necessary cleanup */
  1395. if (substream->runtime->channels == 4)
  1396. twl4030_tdm_enable(codec, substream->stream, 0);
  1397. }
  1398. static int twl4030_hw_params(struct snd_pcm_substream *substream,
  1399. struct snd_pcm_hw_params *params,
  1400. struct snd_soc_dai *dai)
  1401. {
  1402. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1403. struct snd_soc_device *socdev = rtd->socdev;
  1404. struct snd_soc_codec *codec = socdev->card->codec;
  1405. struct twl4030_priv *twl4030 = codec->private_data;
  1406. u8 mode, old_mode, format, old_format;
  1407. /* If the substream has 4 channel, do the necessary setup */
  1408. if (params_channels(params) == 4) {
  1409. format = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
  1410. mode = twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE);
  1411. /* Safety check: are we in the correct operating mode and
  1412. * the interface is in TDM mode? */
  1413. if ((mode & TWL4030_OPTION_1) &&
  1414. ((format & TWL4030_AIF_FORMAT) == TWL4030_AIF_FORMAT_TDM))
  1415. twl4030_tdm_enable(codec, substream->stream, 1);
  1416. else
  1417. return -EINVAL;
  1418. }
  1419. if (twl4030->configured)
  1420. /* Ignoring hw_params for already configured DAI */
  1421. return 0;
  1422. /* bit rate */
  1423. old_mode = twl4030_read_reg_cache(codec,
  1424. TWL4030_REG_CODEC_MODE) & ~TWL4030_CODECPDZ;
  1425. mode = old_mode & ~TWL4030_APLL_RATE;
  1426. switch (params_rate(params)) {
  1427. case 8000:
  1428. mode |= TWL4030_APLL_RATE_8000;
  1429. break;
  1430. case 11025:
  1431. mode |= TWL4030_APLL_RATE_11025;
  1432. break;
  1433. case 12000:
  1434. mode |= TWL4030_APLL_RATE_12000;
  1435. break;
  1436. case 16000:
  1437. mode |= TWL4030_APLL_RATE_16000;
  1438. break;
  1439. case 22050:
  1440. mode |= TWL4030_APLL_RATE_22050;
  1441. break;
  1442. case 24000:
  1443. mode |= TWL4030_APLL_RATE_24000;
  1444. break;
  1445. case 32000:
  1446. mode |= TWL4030_APLL_RATE_32000;
  1447. break;
  1448. case 44100:
  1449. mode |= TWL4030_APLL_RATE_44100;
  1450. break;
  1451. case 48000:
  1452. mode |= TWL4030_APLL_RATE_48000;
  1453. break;
  1454. case 96000:
  1455. mode |= TWL4030_APLL_RATE_96000;
  1456. break;
  1457. default:
  1458. printk(KERN_ERR "TWL4030 hw params: unknown rate %d\n",
  1459. params_rate(params));
  1460. return -EINVAL;
  1461. }
  1462. if (mode != old_mode) {
  1463. /* change rate and set CODECPDZ */
  1464. twl4030_codec_enable(codec, 0);
  1465. twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
  1466. twl4030_codec_enable(codec, 1);
  1467. }
  1468. /* sample size */
  1469. old_format = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
  1470. format = old_format;
  1471. format &= ~TWL4030_DATA_WIDTH;
  1472. switch (params_format(params)) {
  1473. case SNDRV_PCM_FORMAT_S16_LE:
  1474. format |= TWL4030_DATA_WIDTH_16S_16W;
  1475. break;
  1476. case SNDRV_PCM_FORMAT_S24_LE:
  1477. format |= TWL4030_DATA_WIDTH_32S_24W;
  1478. break;
  1479. default:
  1480. printk(KERN_ERR "TWL4030 hw params: unknown format %d\n",
  1481. params_format(params));
  1482. return -EINVAL;
  1483. }
  1484. if (format != old_format) {
  1485. /* clear CODECPDZ before changing format (codec requirement) */
  1486. twl4030_codec_enable(codec, 0);
  1487. /* change format */
  1488. twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
  1489. /* set CODECPDZ afterwards */
  1490. twl4030_codec_enable(codec, 1);
  1491. }
  1492. /* Store the important parameters for the DAI configuration and set
  1493. * the DAI as configured */
  1494. twl4030->configured = 1;
  1495. twl4030->rate = params_rate(params);
  1496. twl4030->sample_bits = hw_param_interval(params,
  1497. SNDRV_PCM_HW_PARAM_SAMPLE_BITS)->min;
  1498. twl4030->channels = params_channels(params);
  1499. /* If both playback and capture streams are open, and one of them
  1500. * is setting the hw parameters right now (since we are here), set
  1501. * constraints to the other stream to match the current one. */
  1502. if (twl4030->slave_substream)
  1503. twl4030_constraints(twl4030, substream);
  1504. return 0;
  1505. }
  1506. static int twl4030_set_dai_sysclk(struct snd_soc_dai *codec_dai,
  1507. int clk_id, unsigned int freq, int dir)
  1508. {
  1509. struct snd_soc_codec *codec = codec_dai->codec;
  1510. struct twl4030_priv *twl4030 = codec->private_data;
  1511. u8 infreq;
  1512. switch (freq) {
  1513. case 19200000:
  1514. infreq = TWL4030_APLL_INFREQ_19200KHZ;
  1515. twl4030->sysclk = 19200;
  1516. break;
  1517. case 26000000:
  1518. infreq = TWL4030_APLL_INFREQ_26000KHZ;
  1519. twl4030->sysclk = 26000;
  1520. break;
  1521. case 38400000:
  1522. infreq = TWL4030_APLL_INFREQ_38400KHZ;
  1523. twl4030->sysclk = 38400;
  1524. break;
  1525. default:
  1526. printk(KERN_ERR "TWL4030 set sysclk: unknown rate %d\n",
  1527. freq);
  1528. return -EINVAL;
  1529. }
  1530. infreq |= TWL4030_APLL_EN;
  1531. twl4030_write(codec, TWL4030_REG_APLL_CTL, infreq);
  1532. return 0;
  1533. }
  1534. static int twl4030_set_dai_fmt(struct snd_soc_dai *codec_dai,
  1535. unsigned int fmt)
  1536. {
  1537. struct snd_soc_codec *codec = codec_dai->codec;
  1538. u8 old_format, format;
  1539. /* get format */
  1540. old_format = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
  1541. format = old_format;
  1542. /* set master/slave audio interface */
  1543. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  1544. case SND_SOC_DAIFMT_CBM_CFM:
  1545. format &= ~(TWL4030_AIF_SLAVE_EN);
  1546. format &= ~(TWL4030_CLK256FS_EN);
  1547. break;
  1548. case SND_SOC_DAIFMT_CBS_CFS:
  1549. format |= TWL4030_AIF_SLAVE_EN;
  1550. format |= TWL4030_CLK256FS_EN;
  1551. break;
  1552. default:
  1553. return -EINVAL;
  1554. }
  1555. /* interface format */
  1556. format &= ~TWL4030_AIF_FORMAT;
  1557. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  1558. case SND_SOC_DAIFMT_I2S:
  1559. format |= TWL4030_AIF_FORMAT_CODEC;
  1560. break;
  1561. case SND_SOC_DAIFMT_DSP_A:
  1562. format |= TWL4030_AIF_FORMAT_TDM;
  1563. break;
  1564. default:
  1565. return -EINVAL;
  1566. }
  1567. if (format != old_format) {
  1568. /* clear CODECPDZ before changing format (codec requirement) */
  1569. twl4030_codec_enable(codec, 0);
  1570. /* change format */
  1571. twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
  1572. /* set CODECPDZ afterwards */
  1573. twl4030_codec_enable(codec, 1);
  1574. }
  1575. return 0;
  1576. }
  1577. /* In case of voice mode, the RX1 L(VRX) for downlink and the TX2 L/R
  1578. * (VTXL, VTXR) for uplink has to be enabled/disabled. */
  1579. static void twl4030_voice_enable(struct snd_soc_codec *codec, int direction,
  1580. int enable)
  1581. {
  1582. u8 reg, mask;
  1583. reg = twl4030_read_reg_cache(codec, TWL4030_REG_OPTION);
  1584. if (direction == SNDRV_PCM_STREAM_PLAYBACK)
  1585. mask = TWL4030_ARXL1_VRX_EN;
  1586. else
  1587. mask = TWL4030_ATXL2_VTXL_EN | TWL4030_ATXR2_VTXR_EN;
  1588. if (enable)
  1589. reg |= mask;
  1590. else
  1591. reg &= ~mask;
  1592. twl4030_write(codec, TWL4030_REG_OPTION, reg);
  1593. }
  1594. static int twl4030_voice_startup(struct snd_pcm_substream *substream,
  1595. struct snd_soc_dai *dai)
  1596. {
  1597. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1598. struct snd_soc_device *socdev = rtd->socdev;
  1599. struct snd_soc_codec *codec = socdev->card->codec;
  1600. u8 infreq;
  1601. u8 mode;
  1602. /* If the system master clock is not 26MHz, the voice PCM interface is
  1603. * not avilable.
  1604. */
  1605. infreq = twl4030_read_reg_cache(codec, TWL4030_REG_APLL_CTL)
  1606. & TWL4030_APLL_INFREQ;
  1607. if (infreq != TWL4030_APLL_INFREQ_26000KHZ) {
  1608. printk(KERN_ERR "TWL4030 voice startup: "
  1609. "MCLK is not 26MHz, call set_sysclk() on init\n");
  1610. return -EINVAL;
  1611. }
  1612. /* If the codec mode is not option2, the voice PCM interface is not
  1613. * avilable.
  1614. */
  1615. mode = twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE)
  1616. & TWL4030_OPT_MODE;
  1617. if (mode != TWL4030_OPTION_2) {
  1618. printk(KERN_ERR "TWL4030 voice startup: "
  1619. "the codec mode is not option2\n");
  1620. return -EINVAL;
  1621. }
  1622. return 0;
  1623. }
  1624. static void twl4030_voice_shutdown(struct snd_pcm_substream *substream,
  1625. struct snd_soc_dai *dai)
  1626. {
  1627. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1628. struct snd_soc_device *socdev = rtd->socdev;
  1629. struct snd_soc_codec *codec = socdev->card->codec;
  1630. /* Enable voice digital filters */
  1631. twl4030_voice_enable(codec, substream->stream, 0);
  1632. }
  1633. static int twl4030_voice_hw_params(struct snd_pcm_substream *substream,
  1634. struct snd_pcm_hw_params *params, struct snd_soc_dai *dai)
  1635. {
  1636. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1637. struct snd_soc_device *socdev = rtd->socdev;
  1638. struct snd_soc_codec *codec = socdev->card->codec;
  1639. u8 old_mode, mode;
  1640. /* Enable voice digital filters */
  1641. twl4030_voice_enable(codec, substream->stream, 1);
  1642. /* bit rate */
  1643. old_mode = twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE)
  1644. & ~(TWL4030_CODECPDZ);
  1645. mode = old_mode;
  1646. switch (params_rate(params)) {
  1647. case 8000:
  1648. mode &= ~(TWL4030_SEL_16K);
  1649. break;
  1650. case 16000:
  1651. mode |= TWL4030_SEL_16K;
  1652. break;
  1653. default:
  1654. printk(KERN_ERR "TWL4030 voice hw params: unknown rate %d\n",
  1655. params_rate(params));
  1656. return -EINVAL;
  1657. }
  1658. if (mode != old_mode) {
  1659. /* change rate and set CODECPDZ */
  1660. twl4030_codec_enable(codec, 0);
  1661. twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
  1662. twl4030_codec_enable(codec, 1);
  1663. }
  1664. return 0;
  1665. }
  1666. static int twl4030_voice_set_dai_sysclk(struct snd_soc_dai *codec_dai,
  1667. int clk_id, unsigned int freq, int dir)
  1668. {
  1669. struct snd_soc_codec *codec = codec_dai->codec;
  1670. u8 infreq;
  1671. switch (freq) {
  1672. case 26000000:
  1673. infreq = TWL4030_APLL_INFREQ_26000KHZ;
  1674. break;
  1675. default:
  1676. printk(KERN_ERR "TWL4030 voice set sysclk: unknown rate %d\n",
  1677. freq);
  1678. return -EINVAL;
  1679. }
  1680. infreq |= TWL4030_APLL_EN;
  1681. twl4030_write(codec, TWL4030_REG_APLL_CTL, infreq);
  1682. return 0;
  1683. }
  1684. static int twl4030_voice_set_dai_fmt(struct snd_soc_dai *codec_dai,
  1685. unsigned int fmt)
  1686. {
  1687. struct snd_soc_codec *codec = codec_dai->codec;
  1688. u8 old_format, format;
  1689. /* get format */
  1690. old_format = twl4030_read_reg_cache(codec, TWL4030_REG_VOICE_IF);
  1691. format = old_format;
  1692. /* set master/slave audio interface */
  1693. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  1694. case SND_SOC_DAIFMT_CBM_CFM:
  1695. format &= ~(TWL4030_VIF_SLAVE_EN);
  1696. break;
  1697. case SND_SOC_DAIFMT_CBS_CFS:
  1698. format |= TWL4030_VIF_SLAVE_EN;
  1699. break;
  1700. default:
  1701. return -EINVAL;
  1702. }
  1703. /* clock inversion */
  1704. switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
  1705. case SND_SOC_DAIFMT_IB_NF:
  1706. format &= ~(TWL4030_VIF_FORMAT);
  1707. break;
  1708. case SND_SOC_DAIFMT_NB_IF:
  1709. format |= TWL4030_VIF_FORMAT;
  1710. break;
  1711. default:
  1712. return -EINVAL;
  1713. }
  1714. if (format != old_format) {
  1715. /* change format and set CODECPDZ */
  1716. twl4030_codec_enable(codec, 0);
  1717. twl4030_write(codec, TWL4030_REG_VOICE_IF, format);
  1718. twl4030_codec_enable(codec, 1);
  1719. }
  1720. return 0;
  1721. }
  1722. #define TWL4030_RATES (SNDRV_PCM_RATE_8000_48000)
  1723. #define TWL4030_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FORMAT_S24_LE)
  1724. static struct snd_soc_dai_ops twl4030_dai_ops = {
  1725. .startup = twl4030_startup,
  1726. .shutdown = twl4030_shutdown,
  1727. .hw_params = twl4030_hw_params,
  1728. .set_sysclk = twl4030_set_dai_sysclk,
  1729. .set_fmt = twl4030_set_dai_fmt,
  1730. };
  1731. static struct snd_soc_dai_ops twl4030_dai_voice_ops = {
  1732. .startup = twl4030_voice_startup,
  1733. .shutdown = twl4030_voice_shutdown,
  1734. .hw_params = twl4030_voice_hw_params,
  1735. .set_sysclk = twl4030_voice_set_dai_sysclk,
  1736. .set_fmt = twl4030_voice_set_dai_fmt,
  1737. };
  1738. struct snd_soc_dai twl4030_dai[] = {
  1739. {
  1740. .name = "twl4030",
  1741. .playback = {
  1742. .stream_name = "HiFi Playback",
  1743. .channels_min = 2,
  1744. .channels_max = 4,
  1745. .rates = TWL4030_RATES | SNDRV_PCM_RATE_96000,
  1746. .formats = TWL4030_FORMATS,},
  1747. .capture = {
  1748. .stream_name = "Capture",
  1749. .channels_min = 2,
  1750. .channels_max = 4,
  1751. .rates = TWL4030_RATES,
  1752. .formats = TWL4030_FORMATS,},
  1753. .ops = &twl4030_dai_ops,
  1754. },
  1755. {
  1756. .name = "twl4030 Voice",
  1757. .playback = {
  1758. .stream_name = "Voice Playback",
  1759. .channels_min = 1,
  1760. .channels_max = 1,
  1761. .rates = SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000,
  1762. .formats = SNDRV_PCM_FMTBIT_S16_LE,},
  1763. .capture = {
  1764. .stream_name = "Capture",
  1765. .channels_min = 1,
  1766. .channels_max = 2,
  1767. .rates = SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000,
  1768. .formats = SNDRV_PCM_FMTBIT_S16_LE,},
  1769. .ops = &twl4030_dai_voice_ops,
  1770. },
  1771. };
  1772. EXPORT_SYMBOL_GPL(twl4030_dai);
  1773. static int twl4030_suspend(struct platform_device *pdev, pm_message_t state)
  1774. {
  1775. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1776. struct snd_soc_codec *codec = socdev->card->codec;
  1777. twl4030_set_bias_level(codec, SND_SOC_BIAS_OFF);
  1778. return 0;
  1779. }
  1780. static int twl4030_resume(struct platform_device *pdev)
  1781. {
  1782. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1783. struct snd_soc_codec *codec = socdev->card->codec;
  1784. twl4030_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  1785. twl4030_set_bias_level(codec, codec->suspend_bias_level);
  1786. return 0;
  1787. }
  1788. /*
  1789. * initialize the driver
  1790. * register the mixer and dsp interfaces with the kernel
  1791. */
  1792. static int twl4030_init(struct snd_soc_device *socdev)
  1793. {
  1794. struct snd_soc_codec *codec = socdev->card->codec;
  1795. struct twl4030_setup_data *setup = socdev->codec_data;
  1796. struct twl4030_priv *twl4030 = codec->private_data;
  1797. int ret = 0;
  1798. printk(KERN_INFO "TWL4030 Audio Codec init \n");
  1799. codec->name = "twl4030";
  1800. codec->owner = THIS_MODULE;
  1801. codec->read = twl4030_read_reg_cache;
  1802. codec->write = twl4030_write;
  1803. codec->set_bias_level = twl4030_set_bias_level;
  1804. codec->dai = twl4030_dai;
  1805. codec->num_dai = ARRAY_SIZE(twl4030_dai),
  1806. codec->reg_cache_size = sizeof(twl4030_reg);
  1807. codec->reg_cache = kmemdup(twl4030_reg, sizeof(twl4030_reg),
  1808. GFP_KERNEL);
  1809. if (codec->reg_cache == NULL)
  1810. return -ENOMEM;
  1811. /* Configuration for headset ramp delay from setup data */
  1812. if (setup) {
  1813. unsigned char hs_pop;
  1814. if (setup->sysclk)
  1815. twl4030->sysclk = setup->sysclk;
  1816. else
  1817. twl4030->sysclk = 26000;
  1818. hs_pop = twl4030_read_reg_cache(codec, TWL4030_REG_HS_POPN_SET);
  1819. hs_pop &= ~TWL4030_RAMP_DELAY;
  1820. hs_pop |= (setup->ramp_delay_value << 2);
  1821. twl4030_write_reg_cache(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  1822. } else {
  1823. twl4030->sysclk = 26000;
  1824. }
  1825. /* register pcms */
  1826. ret = snd_soc_new_pcms(socdev, SNDRV_DEFAULT_IDX1, SNDRV_DEFAULT_STR1);
  1827. if (ret < 0) {
  1828. printk(KERN_ERR "twl4030: failed to create pcms\n");
  1829. goto pcm_err;
  1830. }
  1831. twl4030_init_chip(codec);
  1832. /* power on device */
  1833. twl4030_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  1834. snd_soc_add_controls(codec, twl4030_snd_controls,
  1835. ARRAY_SIZE(twl4030_snd_controls));
  1836. twl4030_add_widgets(codec);
  1837. ret = snd_soc_init_card(socdev);
  1838. if (ret < 0) {
  1839. printk(KERN_ERR "twl4030: failed to register card\n");
  1840. goto card_err;
  1841. }
  1842. return ret;
  1843. card_err:
  1844. snd_soc_free_pcms(socdev);
  1845. snd_soc_dapm_free(socdev);
  1846. pcm_err:
  1847. kfree(codec->reg_cache);
  1848. return ret;
  1849. }
  1850. static struct snd_soc_device *twl4030_socdev;
  1851. static int twl4030_probe(struct platform_device *pdev)
  1852. {
  1853. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1854. struct snd_soc_codec *codec;
  1855. struct twl4030_priv *twl4030;
  1856. codec = kzalloc(sizeof(struct snd_soc_codec), GFP_KERNEL);
  1857. if (codec == NULL)
  1858. return -ENOMEM;
  1859. twl4030 = kzalloc(sizeof(struct twl4030_priv), GFP_KERNEL);
  1860. if (twl4030 == NULL) {
  1861. kfree(codec);
  1862. return -ENOMEM;
  1863. }
  1864. codec->private_data = twl4030;
  1865. socdev->card->codec = codec;
  1866. mutex_init(&codec->mutex);
  1867. INIT_LIST_HEAD(&codec->dapm_widgets);
  1868. INIT_LIST_HEAD(&codec->dapm_paths);
  1869. twl4030_socdev = socdev;
  1870. twl4030_init(socdev);
  1871. return 0;
  1872. }
  1873. static int twl4030_remove(struct platform_device *pdev)
  1874. {
  1875. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1876. struct snd_soc_codec *codec = socdev->card->codec;
  1877. printk(KERN_INFO "TWL4030 Audio Codec remove\n");
  1878. twl4030_set_bias_level(codec, SND_SOC_BIAS_OFF);
  1879. snd_soc_free_pcms(socdev);
  1880. snd_soc_dapm_free(socdev);
  1881. kfree(codec->private_data);
  1882. kfree(codec);
  1883. return 0;
  1884. }
  1885. struct snd_soc_codec_device soc_codec_dev_twl4030 = {
  1886. .probe = twl4030_probe,
  1887. .remove = twl4030_remove,
  1888. .suspend = twl4030_suspend,
  1889. .resume = twl4030_resume,
  1890. };
  1891. EXPORT_SYMBOL_GPL(soc_codec_dev_twl4030);
  1892. static int __init twl4030_modinit(void)
  1893. {
  1894. return snd_soc_register_dais(&twl4030_dai[0], ARRAY_SIZE(twl4030_dai));
  1895. }
  1896. module_init(twl4030_modinit);
  1897. static void __exit twl4030_exit(void)
  1898. {
  1899. snd_soc_unregister_dais(&twl4030_dai[0], ARRAY_SIZE(twl4030_dai));
  1900. }
  1901. module_exit(twl4030_exit);
  1902. MODULE_DESCRIPTION("ASoC TWL4030 codec driver");
  1903. MODULE_AUTHOR("Steve Sakoman");
  1904. MODULE_LICENSE("GPL");