qeth_core_main.c 124 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545
  1. /*
  2. * drivers/s390/net/qeth_core_main.c
  3. *
  4. * Copyright IBM Corp. 2007
  5. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
  6. * Frank Pavlic <fpavlic@de.ibm.com>,
  7. * Thomas Spatzier <tspat@de.ibm.com>,
  8. * Frank Blaschka <frank.blaschka@de.ibm.com>
  9. */
  10. #define KMSG_COMPONENT "qeth"
  11. #define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
  12. #include <linux/module.h>
  13. #include <linux/moduleparam.h>
  14. #include <linux/string.h>
  15. #include <linux/errno.h>
  16. #include <linux/kernel.h>
  17. #include <linux/ip.h>
  18. #include <linux/ipv6.h>
  19. #include <linux/tcp.h>
  20. #include <linux/mii.h>
  21. #include <linux/kthread.h>
  22. #include <asm/ebcdic.h>
  23. #include <asm/io.h>
  24. #include <asm/s390_rdev.h>
  25. #include "qeth_core.h"
  26. #include "qeth_core_offl.h"
  27. struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
  28. /* define dbf - Name, Pages, Areas, Maxlen, Level, View, Handle */
  29. /* N P A M L V H */
  30. [QETH_DBF_SETUP] = {"qeth_setup",
  31. 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
  32. [QETH_DBF_QERR] = {"qeth_qerr",
  33. 2, 1, 8, 2, &debug_hex_ascii_view, NULL},
  34. [QETH_DBF_TRACE] = {"qeth_trace",
  35. 4, 1, 8, 3, &debug_hex_ascii_view, NULL},
  36. [QETH_DBF_MSG] = {"qeth_msg",
  37. 8, 1, 128, 3, &debug_sprintf_view, NULL},
  38. [QETH_DBF_SENSE] = {"qeth_sense",
  39. 2, 1, 64, 2, &debug_hex_ascii_view, NULL},
  40. [QETH_DBF_MISC] = {"qeth_misc",
  41. 2, 1, 256, 2, &debug_hex_ascii_view, NULL},
  42. [QETH_DBF_CTRL] = {"qeth_control",
  43. 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
  44. };
  45. EXPORT_SYMBOL_GPL(qeth_dbf);
  46. struct qeth_card_list_struct qeth_core_card_list;
  47. EXPORT_SYMBOL_GPL(qeth_core_card_list);
  48. struct kmem_cache *qeth_core_header_cache;
  49. EXPORT_SYMBOL_GPL(qeth_core_header_cache);
  50. static struct device *qeth_core_root_dev;
  51. static unsigned int known_devices[][10] = QETH_MODELLIST_ARRAY;
  52. static struct lock_class_key qdio_out_skb_queue_key;
  53. static void qeth_send_control_data_cb(struct qeth_channel *,
  54. struct qeth_cmd_buffer *);
  55. static int qeth_issue_next_read(struct qeth_card *);
  56. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
  57. static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
  58. static void qeth_free_buffer_pool(struct qeth_card *);
  59. static int qeth_qdio_establish(struct qeth_card *);
  60. static inline void __qeth_fill_buffer_frag(struct sk_buff *skb,
  61. struct qdio_buffer *buffer, int is_tso,
  62. int *next_element_to_fill)
  63. {
  64. struct skb_frag_struct *frag;
  65. int fragno;
  66. unsigned long addr;
  67. int element, cnt, dlen;
  68. fragno = skb_shinfo(skb)->nr_frags;
  69. element = *next_element_to_fill;
  70. dlen = 0;
  71. if (is_tso)
  72. buffer->element[element].flags =
  73. SBAL_FLAGS_MIDDLE_FRAG;
  74. else
  75. buffer->element[element].flags =
  76. SBAL_FLAGS_FIRST_FRAG;
  77. dlen = skb->len - skb->data_len;
  78. if (dlen) {
  79. buffer->element[element].addr = skb->data;
  80. buffer->element[element].length = dlen;
  81. element++;
  82. }
  83. for (cnt = 0; cnt < fragno; cnt++) {
  84. frag = &skb_shinfo(skb)->frags[cnt];
  85. addr = (page_to_pfn(frag->page) << PAGE_SHIFT) +
  86. frag->page_offset;
  87. buffer->element[element].addr = (char *)addr;
  88. buffer->element[element].length = frag->size;
  89. if (cnt < (fragno - 1))
  90. buffer->element[element].flags =
  91. SBAL_FLAGS_MIDDLE_FRAG;
  92. else
  93. buffer->element[element].flags =
  94. SBAL_FLAGS_LAST_FRAG;
  95. element++;
  96. }
  97. *next_element_to_fill = element;
  98. }
  99. static inline const char *qeth_get_cardname(struct qeth_card *card)
  100. {
  101. if (card->info.guestlan) {
  102. switch (card->info.type) {
  103. case QETH_CARD_TYPE_OSAE:
  104. return " Guest LAN QDIO";
  105. case QETH_CARD_TYPE_IQD:
  106. return " Guest LAN Hiper";
  107. default:
  108. return " unknown";
  109. }
  110. } else {
  111. switch (card->info.type) {
  112. case QETH_CARD_TYPE_OSAE:
  113. return " OSD Express";
  114. case QETH_CARD_TYPE_IQD:
  115. return " HiperSockets";
  116. case QETH_CARD_TYPE_OSN:
  117. return " OSN QDIO";
  118. default:
  119. return " unknown";
  120. }
  121. }
  122. return " n/a";
  123. }
  124. /* max length to be returned: 14 */
  125. const char *qeth_get_cardname_short(struct qeth_card *card)
  126. {
  127. if (card->info.guestlan) {
  128. switch (card->info.type) {
  129. case QETH_CARD_TYPE_OSAE:
  130. return "GuestLAN QDIO";
  131. case QETH_CARD_TYPE_IQD:
  132. return "GuestLAN Hiper";
  133. default:
  134. return "unknown";
  135. }
  136. } else {
  137. switch (card->info.type) {
  138. case QETH_CARD_TYPE_OSAE:
  139. switch (card->info.link_type) {
  140. case QETH_LINK_TYPE_FAST_ETH:
  141. return "OSD_100";
  142. case QETH_LINK_TYPE_HSTR:
  143. return "HSTR";
  144. case QETH_LINK_TYPE_GBIT_ETH:
  145. return "OSD_1000";
  146. case QETH_LINK_TYPE_10GBIT_ETH:
  147. return "OSD_10GIG";
  148. case QETH_LINK_TYPE_LANE_ETH100:
  149. return "OSD_FE_LANE";
  150. case QETH_LINK_TYPE_LANE_TR:
  151. return "OSD_TR_LANE";
  152. case QETH_LINK_TYPE_LANE_ETH1000:
  153. return "OSD_GbE_LANE";
  154. case QETH_LINK_TYPE_LANE:
  155. return "OSD_ATM_LANE";
  156. default:
  157. return "OSD_Express";
  158. }
  159. case QETH_CARD_TYPE_IQD:
  160. return "HiperSockets";
  161. case QETH_CARD_TYPE_OSN:
  162. return "OSN";
  163. default:
  164. return "unknown";
  165. }
  166. }
  167. return "n/a";
  168. }
  169. void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  170. int clear_start_mask)
  171. {
  172. unsigned long flags;
  173. spin_lock_irqsave(&card->thread_mask_lock, flags);
  174. card->thread_allowed_mask = threads;
  175. if (clear_start_mask)
  176. card->thread_start_mask &= threads;
  177. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  178. wake_up(&card->wait_q);
  179. }
  180. EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
  181. int qeth_threads_running(struct qeth_card *card, unsigned long threads)
  182. {
  183. unsigned long flags;
  184. int rc = 0;
  185. spin_lock_irqsave(&card->thread_mask_lock, flags);
  186. rc = (card->thread_running_mask & threads);
  187. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  188. return rc;
  189. }
  190. EXPORT_SYMBOL_GPL(qeth_threads_running);
  191. int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  192. {
  193. return wait_event_interruptible(card->wait_q,
  194. qeth_threads_running(card, threads) == 0);
  195. }
  196. EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
  197. void qeth_clear_working_pool_list(struct qeth_card *card)
  198. {
  199. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  200. QETH_DBF_TEXT(TRACE, 5, "clwrklst");
  201. list_for_each_entry_safe(pool_entry, tmp,
  202. &card->qdio.in_buf_pool.entry_list, list){
  203. list_del(&pool_entry->list);
  204. }
  205. }
  206. EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
  207. static int qeth_alloc_buffer_pool(struct qeth_card *card)
  208. {
  209. struct qeth_buffer_pool_entry *pool_entry;
  210. void *ptr;
  211. int i, j;
  212. QETH_DBF_TEXT(TRACE, 5, "alocpool");
  213. for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
  214. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  215. if (!pool_entry) {
  216. qeth_free_buffer_pool(card);
  217. return -ENOMEM;
  218. }
  219. for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
  220. ptr = (void *) __get_free_page(GFP_KERNEL);
  221. if (!ptr) {
  222. while (j > 0)
  223. free_page((unsigned long)
  224. pool_entry->elements[--j]);
  225. kfree(pool_entry);
  226. qeth_free_buffer_pool(card);
  227. return -ENOMEM;
  228. }
  229. pool_entry->elements[j] = ptr;
  230. }
  231. list_add(&pool_entry->init_list,
  232. &card->qdio.init_pool.entry_list);
  233. }
  234. return 0;
  235. }
  236. int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  237. {
  238. QETH_DBF_TEXT(TRACE, 2, "realcbp");
  239. if ((card->state != CARD_STATE_DOWN) &&
  240. (card->state != CARD_STATE_RECOVER))
  241. return -EPERM;
  242. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  243. qeth_clear_working_pool_list(card);
  244. qeth_free_buffer_pool(card);
  245. card->qdio.in_buf_pool.buf_count = bufcnt;
  246. card->qdio.init_pool.buf_count = bufcnt;
  247. return qeth_alloc_buffer_pool(card);
  248. }
  249. int qeth_set_large_send(struct qeth_card *card,
  250. enum qeth_large_send_types type)
  251. {
  252. int rc = 0;
  253. if (card->dev == NULL) {
  254. card->options.large_send = type;
  255. return 0;
  256. }
  257. if (card->state == CARD_STATE_UP)
  258. netif_tx_disable(card->dev);
  259. card->options.large_send = type;
  260. switch (card->options.large_send) {
  261. case QETH_LARGE_SEND_EDDP:
  262. card->dev->features |= NETIF_F_TSO | NETIF_F_SG |
  263. NETIF_F_HW_CSUM;
  264. break;
  265. case QETH_LARGE_SEND_TSO:
  266. if (qeth_is_supported(card, IPA_OUTBOUND_TSO)) {
  267. card->dev->features |= NETIF_F_TSO | NETIF_F_SG |
  268. NETIF_F_HW_CSUM;
  269. } else {
  270. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG |
  271. NETIF_F_HW_CSUM);
  272. card->options.large_send = QETH_LARGE_SEND_NO;
  273. rc = -EOPNOTSUPP;
  274. }
  275. break;
  276. default: /* includes QETH_LARGE_SEND_NO */
  277. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG |
  278. NETIF_F_HW_CSUM);
  279. break;
  280. }
  281. if (card->state == CARD_STATE_UP)
  282. netif_wake_queue(card->dev);
  283. return rc;
  284. }
  285. EXPORT_SYMBOL_GPL(qeth_set_large_send);
  286. static int qeth_issue_next_read(struct qeth_card *card)
  287. {
  288. int rc;
  289. struct qeth_cmd_buffer *iob;
  290. QETH_DBF_TEXT(TRACE, 5, "issnxrd");
  291. if (card->read.state != CH_STATE_UP)
  292. return -EIO;
  293. iob = qeth_get_buffer(&card->read);
  294. if (!iob) {
  295. dev_warn(&card->gdev->dev, "The qeth device driver "
  296. "failed to recover an error on the device\n");
  297. QETH_DBF_MESSAGE(2, "%s issue_next_read failed: no iob "
  298. "available\n", dev_name(&card->gdev->dev));
  299. return -ENOMEM;
  300. }
  301. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  302. QETH_DBF_TEXT(TRACE, 6, "noirqpnd");
  303. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  304. (addr_t) iob, 0, 0);
  305. if (rc) {
  306. QETH_DBF_MESSAGE(2, "%s error in starting next read ccw! "
  307. "rc=%i\n", dev_name(&card->gdev->dev), rc);
  308. atomic_set(&card->read.irq_pending, 0);
  309. qeth_schedule_recovery(card);
  310. wake_up(&card->wait_q);
  311. }
  312. return rc;
  313. }
  314. static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
  315. {
  316. struct qeth_reply *reply;
  317. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  318. if (reply) {
  319. atomic_set(&reply->refcnt, 1);
  320. atomic_set(&reply->received, 0);
  321. reply->card = card;
  322. };
  323. return reply;
  324. }
  325. static void qeth_get_reply(struct qeth_reply *reply)
  326. {
  327. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  328. atomic_inc(&reply->refcnt);
  329. }
  330. static void qeth_put_reply(struct qeth_reply *reply)
  331. {
  332. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  333. if (atomic_dec_and_test(&reply->refcnt))
  334. kfree(reply);
  335. }
  336. static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
  337. struct qeth_card *card)
  338. {
  339. char *ipa_name;
  340. int com = cmd->hdr.command;
  341. ipa_name = qeth_get_ipa_cmd_name(com);
  342. if (rc)
  343. QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s returned x%X \"%s\"\n",
  344. ipa_name, com, QETH_CARD_IFNAME(card),
  345. rc, qeth_get_ipa_msg(rc));
  346. else
  347. QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s succeeded\n",
  348. ipa_name, com, QETH_CARD_IFNAME(card));
  349. }
  350. static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
  351. struct qeth_cmd_buffer *iob)
  352. {
  353. struct qeth_ipa_cmd *cmd = NULL;
  354. QETH_DBF_TEXT(TRACE, 5, "chkipad");
  355. if (IS_IPA(iob->data)) {
  356. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  357. if (IS_IPA_REPLY(cmd)) {
  358. if (cmd->hdr.command < IPA_CMD_SETCCID ||
  359. cmd->hdr.command > IPA_CMD_MODCCID)
  360. qeth_issue_ipa_msg(cmd,
  361. cmd->hdr.return_code, card);
  362. return cmd;
  363. } else {
  364. switch (cmd->hdr.command) {
  365. case IPA_CMD_STOPLAN:
  366. dev_warn(&card->gdev->dev,
  367. "The link for interface %s on CHPID"
  368. " 0x%X failed\n",
  369. QETH_CARD_IFNAME(card),
  370. card->info.chpid);
  371. card->lan_online = 0;
  372. if (card->dev && netif_carrier_ok(card->dev))
  373. netif_carrier_off(card->dev);
  374. return NULL;
  375. case IPA_CMD_STARTLAN:
  376. dev_info(&card->gdev->dev,
  377. "The link for %s on CHPID 0x%X has"
  378. " been restored\n",
  379. QETH_CARD_IFNAME(card),
  380. card->info.chpid);
  381. netif_carrier_on(card->dev);
  382. card->lan_online = 1;
  383. qeth_schedule_recovery(card);
  384. return NULL;
  385. case IPA_CMD_MODCCID:
  386. return cmd;
  387. case IPA_CMD_REGISTER_LOCAL_ADDR:
  388. QETH_DBF_TEXT(TRACE, 3, "irla");
  389. break;
  390. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  391. QETH_DBF_TEXT(TRACE, 3, "urla");
  392. break;
  393. default:
  394. QETH_DBF_MESSAGE(2, "Received data is IPA "
  395. "but not a reply!\n");
  396. break;
  397. }
  398. }
  399. }
  400. return cmd;
  401. }
  402. void qeth_clear_ipacmd_list(struct qeth_card *card)
  403. {
  404. struct qeth_reply *reply, *r;
  405. unsigned long flags;
  406. QETH_DBF_TEXT(TRACE, 4, "clipalst");
  407. spin_lock_irqsave(&card->lock, flags);
  408. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  409. qeth_get_reply(reply);
  410. reply->rc = -EIO;
  411. atomic_inc(&reply->received);
  412. list_del_init(&reply->list);
  413. wake_up(&reply->wait_q);
  414. qeth_put_reply(reply);
  415. }
  416. spin_unlock_irqrestore(&card->lock, flags);
  417. }
  418. EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
  419. static int qeth_check_idx_response(unsigned char *buffer)
  420. {
  421. if (!buffer)
  422. return 0;
  423. QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
  424. if ((buffer[2] & 0xc0) == 0xc0) {
  425. QETH_DBF_MESSAGE(2, "received an IDX TERMINATE "
  426. "with cause code 0x%02x%s\n",
  427. buffer[4],
  428. ((buffer[4] == 0x22) ?
  429. " -- try another portname" : ""));
  430. QETH_DBF_TEXT(TRACE, 2, "ckidxres");
  431. QETH_DBF_TEXT(TRACE, 2, " idxterm");
  432. QETH_DBF_TEXT_(TRACE, 2, " rc%d", -EIO);
  433. return -EIO;
  434. }
  435. return 0;
  436. }
  437. static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
  438. __u32 len)
  439. {
  440. struct qeth_card *card;
  441. QETH_DBF_TEXT(TRACE, 4, "setupccw");
  442. card = CARD_FROM_CDEV(channel->ccwdev);
  443. if (channel == &card->read)
  444. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  445. else
  446. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  447. channel->ccw.count = len;
  448. channel->ccw.cda = (__u32) __pa(iob);
  449. }
  450. static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
  451. {
  452. __u8 index;
  453. QETH_DBF_TEXT(TRACE, 6, "getbuff");
  454. index = channel->io_buf_no;
  455. do {
  456. if (channel->iob[index].state == BUF_STATE_FREE) {
  457. channel->iob[index].state = BUF_STATE_LOCKED;
  458. channel->io_buf_no = (channel->io_buf_no + 1) %
  459. QETH_CMD_BUFFER_NO;
  460. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  461. return channel->iob + index;
  462. }
  463. index = (index + 1) % QETH_CMD_BUFFER_NO;
  464. } while (index != channel->io_buf_no);
  465. return NULL;
  466. }
  467. void qeth_release_buffer(struct qeth_channel *channel,
  468. struct qeth_cmd_buffer *iob)
  469. {
  470. unsigned long flags;
  471. QETH_DBF_TEXT(TRACE, 6, "relbuff");
  472. spin_lock_irqsave(&channel->iob_lock, flags);
  473. memset(iob->data, 0, QETH_BUFSIZE);
  474. iob->state = BUF_STATE_FREE;
  475. iob->callback = qeth_send_control_data_cb;
  476. iob->rc = 0;
  477. spin_unlock_irqrestore(&channel->iob_lock, flags);
  478. }
  479. EXPORT_SYMBOL_GPL(qeth_release_buffer);
  480. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
  481. {
  482. struct qeth_cmd_buffer *buffer = NULL;
  483. unsigned long flags;
  484. spin_lock_irqsave(&channel->iob_lock, flags);
  485. buffer = __qeth_get_buffer(channel);
  486. spin_unlock_irqrestore(&channel->iob_lock, flags);
  487. return buffer;
  488. }
  489. struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
  490. {
  491. struct qeth_cmd_buffer *buffer;
  492. wait_event(channel->wait_q,
  493. ((buffer = qeth_get_buffer(channel)) != NULL));
  494. return buffer;
  495. }
  496. EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
  497. void qeth_clear_cmd_buffers(struct qeth_channel *channel)
  498. {
  499. int cnt;
  500. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  501. qeth_release_buffer(channel, &channel->iob[cnt]);
  502. channel->buf_no = 0;
  503. channel->io_buf_no = 0;
  504. }
  505. EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
  506. static void qeth_send_control_data_cb(struct qeth_channel *channel,
  507. struct qeth_cmd_buffer *iob)
  508. {
  509. struct qeth_card *card;
  510. struct qeth_reply *reply, *r;
  511. struct qeth_ipa_cmd *cmd;
  512. unsigned long flags;
  513. int keep_reply;
  514. QETH_DBF_TEXT(TRACE, 4, "sndctlcb");
  515. card = CARD_FROM_CDEV(channel->ccwdev);
  516. if (qeth_check_idx_response(iob->data)) {
  517. qeth_clear_ipacmd_list(card);
  518. qeth_schedule_recovery(card);
  519. goto out;
  520. }
  521. cmd = qeth_check_ipa_data(card, iob);
  522. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  523. goto out;
  524. /*in case of OSN : check if cmd is set */
  525. if (card->info.type == QETH_CARD_TYPE_OSN &&
  526. cmd &&
  527. cmd->hdr.command != IPA_CMD_STARTLAN &&
  528. card->osn_info.assist_cb != NULL) {
  529. card->osn_info.assist_cb(card->dev, cmd);
  530. goto out;
  531. }
  532. spin_lock_irqsave(&card->lock, flags);
  533. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  534. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  535. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  536. qeth_get_reply(reply);
  537. list_del_init(&reply->list);
  538. spin_unlock_irqrestore(&card->lock, flags);
  539. keep_reply = 0;
  540. if (reply->callback != NULL) {
  541. if (cmd) {
  542. reply->offset = (__u16)((char *)cmd -
  543. (char *)iob->data);
  544. keep_reply = reply->callback(card,
  545. reply,
  546. (unsigned long)cmd);
  547. } else
  548. keep_reply = reply->callback(card,
  549. reply,
  550. (unsigned long)iob);
  551. }
  552. if (cmd)
  553. reply->rc = (u16) cmd->hdr.return_code;
  554. else if (iob->rc)
  555. reply->rc = iob->rc;
  556. if (keep_reply) {
  557. spin_lock_irqsave(&card->lock, flags);
  558. list_add_tail(&reply->list,
  559. &card->cmd_waiter_list);
  560. spin_unlock_irqrestore(&card->lock, flags);
  561. } else {
  562. atomic_inc(&reply->received);
  563. wake_up(&reply->wait_q);
  564. }
  565. qeth_put_reply(reply);
  566. goto out;
  567. }
  568. }
  569. spin_unlock_irqrestore(&card->lock, flags);
  570. out:
  571. memcpy(&card->seqno.pdu_hdr_ack,
  572. QETH_PDU_HEADER_SEQ_NO(iob->data),
  573. QETH_SEQ_NO_LENGTH);
  574. qeth_release_buffer(channel, iob);
  575. }
  576. static int qeth_setup_channel(struct qeth_channel *channel)
  577. {
  578. int cnt;
  579. QETH_DBF_TEXT(SETUP, 2, "setupch");
  580. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  581. channel->iob[cnt].data = (char *)
  582. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  583. if (channel->iob[cnt].data == NULL)
  584. break;
  585. channel->iob[cnt].state = BUF_STATE_FREE;
  586. channel->iob[cnt].channel = channel;
  587. channel->iob[cnt].callback = qeth_send_control_data_cb;
  588. channel->iob[cnt].rc = 0;
  589. }
  590. if (cnt < QETH_CMD_BUFFER_NO) {
  591. while (cnt-- > 0)
  592. kfree(channel->iob[cnt].data);
  593. return -ENOMEM;
  594. }
  595. channel->buf_no = 0;
  596. channel->io_buf_no = 0;
  597. atomic_set(&channel->irq_pending, 0);
  598. spin_lock_init(&channel->iob_lock);
  599. init_waitqueue_head(&channel->wait_q);
  600. return 0;
  601. }
  602. static int qeth_set_thread_start_bit(struct qeth_card *card,
  603. unsigned long thread)
  604. {
  605. unsigned long flags;
  606. spin_lock_irqsave(&card->thread_mask_lock, flags);
  607. if (!(card->thread_allowed_mask & thread) ||
  608. (card->thread_start_mask & thread)) {
  609. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  610. return -EPERM;
  611. }
  612. card->thread_start_mask |= thread;
  613. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  614. return 0;
  615. }
  616. void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  617. {
  618. unsigned long flags;
  619. spin_lock_irqsave(&card->thread_mask_lock, flags);
  620. card->thread_start_mask &= ~thread;
  621. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  622. wake_up(&card->wait_q);
  623. }
  624. EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
  625. void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  626. {
  627. unsigned long flags;
  628. spin_lock_irqsave(&card->thread_mask_lock, flags);
  629. card->thread_running_mask &= ~thread;
  630. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  631. wake_up(&card->wait_q);
  632. }
  633. EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
  634. static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  635. {
  636. unsigned long flags;
  637. int rc = 0;
  638. spin_lock_irqsave(&card->thread_mask_lock, flags);
  639. if (card->thread_start_mask & thread) {
  640. if ((card->thread_allowed_mask & thread) &&
  641. !(card->thread_running_mask & thread)) {
  642. rc = 1;
  643. card->thread_start_mask &= ~thread;
  644. card->thread_running_mask |= thread;
  645. } else
  646. rc = -EPERM;
  647. }
  648. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  649. return rc;
  650. }
  651. int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  652. {
  653. int rc = 0;
  654. wait_event(card->wait_q,
  655. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  656. return rc;
  657. }
  658. EXPORT_SYMBOL_GPL(qeth_do_run_thread);
  659. void qeth_schedule_recovery(struct qeth_card *card)
  660. {
  661. QETH_DBF_TEXT(TRACE, 2, "startrec");
  662. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  663. schedule_work(&card->kernel_thread_starter);
  664. }
  665. EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
  666. static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  667. {
  668. int dstat, cstat;
  669. char *sense;
  670. sense = (char *) irb->ecw;
  671. cstat = irb->scsw.cmd.cstat;
  672. dstat = irb->scsw.cmd.dstat;
  673. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  674. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  675. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  676. QETH_DBF_TEXT(TRACE, 2, "CGENCHK");
  677. dev_warn(&cdev->dev, "The qeth device driver "
  678. "failed to recover an error on the device\n");
  679. QETH_DBF_MESSAGE(2, "%s check on device dstat=x%x, cstat=x%x ",
  680. dev_name(&cdev->dev), dstat, cstat);
  681. print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
  682. 16, 1, irb, 64, 1);
  683. return 1;
  684. }
  685. if (dstat & DEV_STAT_UNIT_CHECK) {
  686. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  687. SENSE_RESETTING_EVENT_FLAG) {
  688. QETH_DBF_TEXT(TRACE, 2, "REVIND");
  689. return 1;
  690. }
  691. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  692. SENSE_COMMAND_REJECT_FLAG) {
  693. QETH_DBF_TEXT(TRACE, 2, "CMDREJi");
  694. return 1;
  695. }
  696. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  697. QETH_DBF_TEXT(TRACE, 2, "AFFE");
  698. return 1;
  699. }
  700. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  701. QETH_DBF_TEXT(TRACE, 2, "ZEROSEN");
  702. return 0;
  703. }
  704. QETH_DBF_TEXT(TRACE, 2, "DGENCHK");
  705. return 1;
  706. }
  707. return 0;
  708. }
  709. static long __qeth_check_irb_error(struct ccw_device *cdev,
  710. unsigned long intparm, struct irb *irb)
  711. {
  712. if (!IS_ERR(irb))
  713. return 0;
  714. switch (PTR_ERR(irb)) {
  715. case -EIO:
  716. QETH_DBF_MESSAGE(2, "%s i/o-error on device\n",
  717. dev_name(&cdev->dev));
  718. QETH_DBF_TEXT(TRACE, 2, "ckirberr");
  719. QETH_DBF_TEXT_(TRACE, 2, " rc%d", -EIO);
  720. break;
  721. case -ETIMEDOUT:
  722. dev_warn(&cdev->dev, "A hardware operation timed out"
  723. " on the device\n");
  724. QETH_DBF_TEXT(TRACE, 2, "ckirberr");
  725. QETH_DBF_TEXT_(TRACE, 2, " rc%d", -ETIMEDOUT);
  726. if (intparm == QETH_RCD_PARM) {
  727. struct qeth_card *card = CARD_FROM_CDEV(cdev);
  728. if (card && (card->data.ccwdev == cdev)) {
  729. card->data.state = CH_STATE_DOWN;
  730. wake_up(&card->wait_q);
  731. }
  732. }
  733. break;
  734. default:
  735. QETH_DBF_MESSAGE(2, "%s unknown error %ld on device\n",
  736. dev_name(&cdev->dev), PTR_ERR(irb));
  737. QETH_DBF_TEXT(TRACE, 2, "ckirberr");
  738. QETH_DBF_TEXT(TRACE, 2, " rc???");
  739. }
  740. return PTR_ERR(irb);
  741. }
  742. static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
  743. struct irb *irb)
  744. {
  745. int rc;
  746. int cstat, dstat;
  747. struct qeth_cmd_buffer *buffer;
  748. struct qeth_channel *channel;
  749. struct qeth_card *card;
  750. struct qeth_cmd_buffer *iob;
  751. __u8 index;
  752. QETH_DBF_TEXT(TRACE, 5, "irq");
  753. if (__qeth_check_irb_error(cdev, intparm, irb))
  754. return;
  755. cstat = irb->scsw.cmd.cstat;
  756. dstat = irb->scsw.cmd.dstat;
  757. card = CARD_FROM_CDEV(cdev);
  758. if (!card)
  759. return;
  760. if (card->read.ccwdev == cdev) {
  761. channel = &card->read;
  762. QETH_DBF_TEXT(TRACE, 5, "read");
  763. } else if (card->write.ccwdev == cdev) {
  764. channel = &card->write;
  765. QETH_DBF_TEXT(TRACE, 5, "write");
  766. } else {
  767. channel = &card->data;
  768. QETH_DBF_TEXT(TRACE, 5, "data");
  769. }
  770. atomic_set(&channel->irq_pending, 0);
  771. if (irb->scsw.cmd.fctl & (SCSW_FCTL_CLEAR_FUNC))
  772. channel->state = CH_STATE_STOPPED;
  773. if (irb->scsw.cmd.fctl & (SCSW_FCTL_HALT_FUNC))
  774. channel->state = CH_STATE_HALTED;
  775. /*let's wake up immediately on data channel*/
  776. if ((channel == &card->data) && (intparm != 0) &&
  777. (intparm != QETH_RCD_PARM))
  778. goto out;
  779. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  780. QETH_DBF_TEXT(TRACE, 6, "clrchpar");
  781. /* we don't have to handle this further */
  782. intparm = 0;
  783. }
  784. if (intparm == QETH_HALT_CHANNEL_PARM) {
  785. QETH_DBF_TEXT(TRACE, 6, "hltchpar");
  786. /* we don't have to handle this further */
  787. intparm = 0;
  788. }
  789. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  790. (dstat & DEV_STAT_UNIT_CHECK) ||
  791. (cstat)) {
  792. if (irb->esw.esw0.erw.cons) {
  793. dev_warn(&channel->ccwdev->dev,
  794. "The qeth device driver failed to recover "
  795. "an error on the device\n");
  796. QETH_DBF_MESSAGE(2, "%s sense data available. cstat "
  797. "0x%X dstat 0x%X\n",
  798. dev_name(&channel->ccwdev->dev), cstat, dstat);
  799. print_hex_dump(KERN_WARNING, "qeth: irb ",
  800. DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
  801. print_hex_dump(KERN_WARNING, "qeth: sense data ",
  802. DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
  803. }
  804. if (intparm == QETH_RCD_PARM) {
  805. channel->state = CH_STATE_DOWN;
  806. goto out;
  807. }
  808. rc = qeth_get_problem(cdev, irb);
  809. if (rc) {
  810. qeth_clear_ipacmd_list(card);
  811. qeth_schedule_recovery(card);
  812. goto out;
  813. }
  814. }
  815. if (intparm == QETH_RCD_PARM) {
  816. channel->state = CH_STATE_RCD_DONE;
  817. goto out;
  818. }
  819. if (intparm) {
  820. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  821. buffer->state = BUF_STATE_PROCESSED;
  822. }
  823. if (channel == &card->data)
  824. return;
  825. if (channel == &card->read &&
  826. channel->state == CH_STATE_UP)
  827. qeth_issue_next_read(card);
  828. iob = channel->iob;
  829. index = channel->buf_no;
  830. while (iob[index].state == BUF_STATE_PROCESSED) {
  831. if (iob[index].callback != NULL)
  832. iob[index].callback(channel, iob + index);
  833. index = (index + 1) % QETH_CMD_BUFFER_NO;
  834. }
  835. channel->buf_no = index;
  836. out:
  837. wake_up(&card->wait_q);
  838. return;
  839. }
  840. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  841. struct qeth_qdio_out_buffer *buf)
  842. {
  843. int i;
  844. struct sk_buff *skb;
  845. /* is PCI flag set on buffer? */
  846. if (buf->buffer->element[0].flags & 0x40)
  847. atomic_dec(&queue->set_pci_flags_count);
  848. skb = skb_dequeue(&buf->skb_list);
  849. while (skb) {
  850. atomic_dec(&skb->users);
  851. dev_kfree_skb_any(skb);
  852. skb = skb_dequeue(&buf->skb_list);
  853. }
  854. qeth_eddp_buf_release_contexts(buf);
  855. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
  856. if (buf->buffer->element[i].addr && buf->is_header[i])
  857. kmem_cache_free(qeth_core_header_cache,
  858. buf->buffer->element[i].addr);
  859. buf->is_header[i] = 0;
  860. buf->buffer->element[i].length = 0;
  861. buf->buffer->element[i].addr = NULL;
  862. buf->buffer->element[i].flags = 0;
  863. }
  864. buf->next_element_to_fill = 0;
  865. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  866. }
  867. void qeth_clear_qdio_buffers(struct qeth_card *card)
  868. {
  869. int i, j;
  870. QETH_DBF_TEXT(TRACE, 2, "clearqdbf");
  871. /* clear outbound buffers to free skbs */
  872. for (i = 0; i < card->qdio.no_out_queues; ++i)
  873. if (card->qdio.out_qs[i]) {
  874. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  875. qeth_clear_output_buffer(card->qdio.out_qs[i],
  876. &card->qdio.out_qs[i]->bufs[j]);
  877. }
  878. }
  879. EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
  880. static void qeth_free_buffer_pool(struct qeth_card *card)
  881. {
  882. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  883. int i = 0;
  884. QETH_DBF_TEXT(TRACE, 5, "freepool");
  885. list_for_each_entry_safe(pool_entry, tmp,
  886. &card->qdio.init_pool.entry_list, init_list){
  887. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  888. free_page((unsigned long)pool_entry->elements[i]);
  889. list_del(&pool_entry->init_list);
  890. kfree(pool_entry);
  891. }
  892. }
  893. static void qeth_free_qdio_buffers(struct qeth_card *card)
  894. {
  895. int i, j;
  896. QETH_DBF_TEXT(TRACE, 2, "freeqdbf");
  897. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  898. QETH_QDIO_UNINITIALIZED)
  899. return;
  900. kfree(card->qdio.in_q);
  901. card->qdio.in_q = NULL;
  902. /* inbound buffer pool */
  903. qeth_free_buffer_pool(card);
  904. /* free outbound qdio_qs */
  905. if (card->qdio.out_qs) {
  906. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  907. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  908. qeth_clear_output_buffer(card->qdio.out_qs[i],
  909. &card->qdio.out_qs[i]->bufs[j]);
  910. kfree(card->qdio.out_qs[i]);
  911. }
  912. kfree(card->qdio.out_qs);
  913. card->qdio.out_qs = NULL;
  914. }
  915. }
  916. static void qeth_clean_channel(struct qeth_channel *channel)
  917. {
  918. int cnt;
  919. QETH_DBF_TEXT(SETUP, 2, "freech");
  920. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  921. kfree(channel->iob[cnt].data);
  922. }
  923. static int qeth_is_1920_device(struct qeth_card *card)
  924. {
  925. int single_queue = 0;
  926. struct ccw_device *ccwdev;
  927. struct channelPath_dsc {
  928. u8 flags;
  929. u8 lsn;
  930. u8 desc;
  931. u8 chpid;
  932. u8 swla;
  933. u8 zeroes;
  934. u8 chla;
  935. u8 chpp;
  936. } *chp_dsc;
  937. QETH_DBF_TEXT(SETUP, 2, "chk_1920");
  938. ccwdev = card->data.ccwdev;
  939. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  940. if (chp_dsc != NULL) {
  941. /* CHPP field bit 6 == 1 -> single queue */
  942. single_queue = ((chp_dsc->chpp & 0x02) == 0x02);
  943. kfree(chp_dsc);
  944. }
  945. QETH_DBF_TEXT_(SETUP, 2, "rc:%x", single_queue);
  946. return single_queue;
  947. }
  948. static void qeth_init_qdio_info(struct qeth_card *card)
  949. {
  950. QETH_DBF_TEXT(SETUP, 4, "intqdinf");
  951. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  952. /* inbound */
  953. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  954. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  955. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  956. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  957. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  958. }
  959. static void qeth_set_intial_options(struct qeth_card *card)
  960. {
  961. card->options.route4.type = NO_ROUTER;
  962. card->options.route6.type = NO_ROUTER;
  963. card->options.checksum_type = QETH_CHECKSUM_DEFAULT;
  964. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  965. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  966. card->options.fake_broadcast = 0;
  967. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  968. card->options.fake_ll = 0;
  969. card->options.performance_stats = 0;
  970. card->options.rx_sg_cb = QETH_RX_SG_CB;
  971. }
  972. static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  973. {
  974. unsigned long flags;
  975. int rc = 0;
  976. spin_lock_irqsave(&card->thread_mask_lock, flags);
  977. QETH_DBF_TEXT_(TRACE, 4, " %02x%02x%02x",
  978. (u8) card->thread_start_mask,
  979. (u8) card->thread_allowed_mask,
  980. (u8) card->thread_running_mask);
  981. rc = (card->thread_start_mask & thread);
  982. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  983. return rc;
  984. }
  985. static void qeth_start_kernel_thread(struct work_struct *work)
  986. {
  987. struct qeth_card *card = container_of(work, struct qeth_card,
  988. kernel_thread_starter);
  989. QETH_DBF_TEXT(TRACE , 2, "strthrd");
  990. if (card->read.state != CH_STATE_UP &&
  991. card->write.state != CH_STATE_UP)
  992. return;
  993. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  994. kthread_run(card->discipline.recover, (void *) card,
  995. "qeth_recover");
  996. }
  997. static int qeth_setup_card(struct qeth_card *card)
  998. {
  999. QETH_DBF_TEXT(SETUP, 2, "setupcrd");
  1000. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1001. card->read.state = CH_STATE_DOWN;
  1002. card->write.state = CH_STATE_DOWN;
  1003. card->data.state = CH_STATE_DOWN;
  1004. card->state = CARD_STATE_DOWN;
  1005. card->lan_online = 0;
  1006. card->use_hard_stop = 0;
  1007. card->dev = NULL;
  1008. spin_lock_init(&card->vlanlock);
  1009. spin_lock_init(&card->mclock);
  1010. card->vlangrp = NULL;
  1011. spin_lock_init(&card->lock);
  1012. spin_lock_init(&card->ip_lock);
  1013. spin_lock_init(&card->thread_mask_lock);
  1014. card->thread_start_mask = 0;
  1015. card->thread_allowed_mask = 0;
  1016. card->thread_running_mask = 0;
  1017. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  1018. INIT_LIST_HEAD(&card->ip_list);
  1019. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  1020. if (!card->ip_tbd_list) {
  1021. QETH_DBF_TEXT(SETUP, 0, "iptbdnom");
  1022. return -ENOMEM;
  1023. }
  1024. INIT_LIST_HEAD(card->ip_tbd_list);
  1025. INIT_LIST_HEAD(&card->cmd_waiter_list);
  1026. init_waitqueue_head(&card->wait_q);
  1027. /* intial options */
  1028. qeth_set_intial_options(card);
  1029. /* IP address takeover */
  1030. INIT_LIST_HEAD(&card->ipato.entries);
  1031. card->ipato.enabled = 0;
  1032. card->ipato.invert4 = 0;
  1033. card->ipato.invert6 = 0;
  1034. /* init QDIO stuff */
  1035. qeth_init_qdio_info(card);
  1036. return 0;
  1037. }
  1038. static void qeth_core_sl_print(struct seq_file *m, struct service_level *slr)
  1039. {
  1040. struct qeth_card *card = container_of(slr, struct qeth_card,
  1041. qeth_service_level);
  1042. seq_printf(m, "qeth: %s firmware level %s\n", CARD_BUS_ID(card),
  1043. card->info.mcl_level);
  1044. }
  1045. static struct qeth_card *qeth_alloc_card(void)
  1046. {
  1047. struct qeth_card *card;
  1048. QETH_DBF_TEXT(SETUP, 2, "alloccrd");
  1049. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  1050. if (!card)
  1051. return NULL;
  1052. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1053. if (qeth_setup_channel(&card->read)) {
  1054. kfree(card);
  1055. return NULL;
  1056. }
  1057. if (qeth_setup_channel(&card->write)) {
  1058. qeth_clean_channel(&card->read);
  1059. kfree(card);
  1060. return NULL;
  1061. }
  1062. card->options.layer2 = -1;
  1063. card->qeth_service_level.seq_print = qeth_core_sl_print;
  1064. register_service_level(&card->qeth_service_level);
  1065. return card;
  1066. }
  1067. static int qeth_determine_card_type(struct qeth_card *card)
  1068. {
  1069. int i = 0;
  1070. QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
  1071. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1072. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1073. while (known_devices[i][4]) {
  1074. if ((CARD_RDEV(card)->id.dev_type == known_devices[i][2]) &&
  1075. (CARD_RDEV(card)->id.dev_model == known_devices[i][3])) {
  1076. card->info.type = known_devices[i][4];
  1077. card->qdio.no_out_queues = known_devices[i][8];
  1078. card->info.is_multicast_different = known_devices[i][9];
  1079. if (qeth_is_1920_device(card)) {
  1080. dev_info(&card->gdev->dev,
  1081. "Priority Queueing not supported\n");
  1082. card->qdio.no_out_queues = 1;
  1083. card->qdio.default_out_queue = 0;
  1084. }
  1085. return 0;
  1086. }
  1087. i++;
  1088. }
  1089. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1090. dev_err(&card->gdev->dev, "The adapter hardware is of an "
  1091. "unknown type\n");
  1092. return -ENOENT;
  1093. }
  1094. static int qeth_clear_channel(struct qeth_channel *channel)
  1095. {
  1096. unsigned long flags;
  1097. struct qeth_card *card;
  1098. int rc;
  1099. QETH_DBF_TEXT(TRACE, 3, "clearch");
  1100. card = CARD_FROM_CDEV(channel->ccwdev);
  1101. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1102. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  1103. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1104. if (rc)
  1105. return rc;
  1106. rc = wait_event_interruptible_timeout(card->wait_q,
  1107. channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
  1108. if (rc == -ERESTARTSYS)
  1109. return rc;
  1110. if (channel->state != CH_STATE_STOPPED)
  1111. return -ETIME;
  1112. channel->state = CH_STATE_DOWN;
  1113. return 0;
  1114. }
  1115. static int qeth_halt_channel(struct qeth_channel *channel)
  1116. {
  1117. unsigned long flags;
  1118. struct qeth_card *card;
  1119. int rc;
  1120. QETH_DBF_TEXT(TRACE, 3, "haltch");
  1121. card = CARD_FROM_CDEV(channel->ccwdev);
  1122. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1123. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  1124. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1125. if (rc)
  1126. return rc;
  1127. rc = wait_event_interruptible_timeout(card->wait_q,
  1128. channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
  1129. if (rc == -ERESTARTSYS)
  1130. return rc;
  1131. if (channel->state != CH_STATE_HALTED)
  1132. return -ETIME;
  1133. return 0;
  1134. }
  1135. static int qeth_halt_channels(struct qeth_card *card)
  1136. {
  1137. int rc1 = 0, rc2 = 0, rc3 = 0;
  1138. QETH_DBF_TEXT(TRACE, 3, "haltchs");
  1139. rc1 = qeth_halt_channel(&card->read);
  1140. rc2 = qeth_halt_channel(&card->write);
  1141. rc3 = qeth_halt_channel(&card->data);
  1142. if (rc1)
  1143. return rc1;
  1144. if (rc2)
  1145. return rc2;
  1146. return rc3;
  1147. }
  1148. static int qeth_clear_channels(struct qeth_card *card)
  1149. {
  1150. int rc1 = 0, rc2 = 0, rc3 = 0;
  1151. QETH_DBF_TEXT(TRACE, 3, "clearchs");
  1152. rc1 = qeth_clear_channel(&card->read);
  1153. rc2 = qeth_clear_channel(&card->write);
  1154. rc3 = qeth_clear_channel(&card->data);
  1155. if (rc1)
  1156. return rc1;
  1157. if (rc2)
  1158. return rc2;
  1159. return rc3;
  1160. }
  1161. static int qeth_clear_halt_card(struct qeth_card *card, int halt)
  1162. {
  1163. int rc = 0;
  1164. QETH_DBF_TEXT(TRACE, 3, "clhacrd");
  1165. QETH_DBF_HEX(TRACE, 3, &card, sizeof(void *));
  1166. if (halt)
  1167. rc = qeth_halt_channels(card);
  1168. if (rc)
  1169. return rc;
  1170. return qeth_clear_channels(card);
  1171. }
  1172. int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  1173. {
  1174. int rc = 0;
  1175. QETH_DBF_TEXT(TRACE, 3, "qdioclr");
  1176. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  1177. QETH_QDIO_CLEANING)) {
  1178. case QETH_QDIO_ESTABLISHED:
  1179. if (card->info.type == QETH_CARD_TYPE_IQD)
  1180. rc = qdio_cleanup(CARD_DDEV(card),
  1181. QDIO_FLAG_CLEANUP_USING_HALT);
  1182. else
  1183. rc = qdio_cleanup(CARD_DDEV(card),
  1184. QDIO_FLAG_CLEANUP_USING_CLEAR);
  1185. if (rc)
  1186. QETH_DBF_TEXT_(TRACE, 3, "1err%d", rc);
  1187. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  1188. break;
  1189. case QETH_QDIO_CLEANING:
  1190. return rc;
  1191. default:
  1192. break;
  1193. }
  1194. rc = qeth_clear_halt_card(card, use_halt);
  1195. if (rc)
  1196. QETH_DBF_TEXT_(TRACE, 3, "2err%d", rc);
  1197. card->state = CARD_STATE_DOWN;
  1198. return rc;
  1199. }
  1200. EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
  1201. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1202. int *length)
  1203. {
  1204. struct ciw *ciw;
  1205. char *rcd_buf;
  1206. int ret;
  1207. struct qeth_channel *channel = &card->data;
  1208. unsigned long flags;
  1209. /*
  1210. * scan for RCD command in extended SenseID data
  1211. */
  1212. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1213. if (!ciw || ciw->cmd == 0)
  1214. return -EOPNOTSUPP;
  1215. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1216. if (!rcd_buf)
  1217. return -ENOMEM;
  1218. channel->ccw.cmd_code = ciw->cmd;
  1219. channel->ccw.cda = (__u32) __pa(rcd_buf);
  1220. channel->ccw.count = ciw->count;
  1221. channel->ccw.flags = CCW_FLAG_SLI;
  1222. channel->state = CH_STATE_RCD;
  1223. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1224. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1225. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1226. QETH_RCD_TIMEOUT);
  1227. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1228. if (!ret)
  1229. wait_event(card->wait_q,
  1230. (channel->state == CH_STATE_RCD_DONE ||
  1231. channel->state == CH_STATE_DOWN));
  1232. if (channel->state == CH_STATE_DOWN)
  1233. ret = -EIO;
  1234. else
  1235. channel->state = CH_STATE_DOWN;
  1236. if (ret) {
  1237. kfree(rcd_buf);
  1238. *buffer = NULL;
  1239. *length = 0;
  1240. } else {
  1241. *length = ciw->count;
  1242. *buffer = rcd_buf;
  1243. }
  1244. return ret;
  1245. }
  1246. static int qeth_get_unitaddr(struct qeth_card *card)
  1247. {
  1248. int length;
  1249. char *prcd;
  1250. int rc;
  1251. QETH_DBF_TEXT(SETUP, 2, "getunit");
  1252. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  1253. if (rc) {
  1254. QETH_DBF_MESSAGE(2, "%s qeth_read_conf_data returned %i\n",
  1255. dev_name(&card->gdev->dev), rc);
  1256. return rc;
  1257. }
  1258. card->info.chpid = prcd[30];
  1259. card->info.unit_addr2 = prcd[31];
  1260. card->info.cula = prcd[63];
  1261. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1262. (prcd[0x11] == _ascebc['M']));
  1263. kfree(prcd);
  1264. return 0;
  1265. }
  1266. static void qeth_init_tokens(struct qeth_card *card)
  1267. {
  1268. card->token.issuer_rm_w = 0x00010103UL;
  1269. card->token.cm_filter_w = 0x00010108UL;
  1270. card->token.cm_connection_w = 0x0001010aUL;
  1271. card->token.ulp_filter_w = 0x0001010bUL;
  1272. card->token.ulp_connection_w = 0x0001010dUL;
  1273. }
  1274. static void qeth_init_func_level(struct qeth_card *card)
  1275. {
  1276. if (card->ipato.enabled) {
  1277. if (card->info.type == QETH_CARD_TYPE_IQD)
  1278. card->info.func_level =
  1279. QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT;
  1280. else
  1281. card->info.func_level =
  1282. QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT;
  1283. } else {
  1284. if (card->info.type == QETH_CARD_TYPE_IQD)
  1285. /*FIXME:why do we have same values for dis and ena for
  1286. osae??? */
  1287. card->info.func_level =
  1288. QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT;
  1289. else
  1290. card->info.func_level =
  1291. QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT;
  1292. }
  1293. }
  1294. static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1295. void (*idx_reply_cb)(struct qeth_channel *,
  1296. struct qeth_cmd_buffer *))
  1297. {
  1298. struct qeth_cmd_buffer *iob;
  1299. unsigned long flags;
  1300. int rc;
  1301. struct qeth_card *card;
  1302. QETH_DBF_TEXT(SETUP, 2, "idxanswr");
  1303. card = CARD_FROM_CDEV(channel->ccwdev);
  1304. iob = qeth_get_buffer(channel);
  1305. iob->callback = idx_reply_cb;
  1306. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1307. channel->ccw.count = QETH_BUFSIZE;
  1308. channel->ccw.cda = (__u32) __pa(iob->data);
  1309. wait_event(card->wait_q,
  1310. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1311. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1312. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1313. rc = ccw_device_start(channel->ccwdev,
  1314. &channel->ccw, (addr_t) iob, 0, 0);
  1315. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1316. if (rc) {
  1317. QETH_DBF_MESSAGE(2, "Error2 in activating channel rc=%d\n", rc);
  1318. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1319. atomic_set(&channel->irq_pending, 0);
  1320. wake_up(&card->wait_q);
  1321. return rc;
  1322. }
  1323. rc = wait_event_interruptible_timeout(card->wait_q,
  1324. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1325. if (rc == -ERESTARTSYS)
  1326. return rc;
  1327. if (channel->state != CH_STATE_UP) {
  1328. rc = -ETIME;
  1329. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1330. qeth_clear_cmd_buffers(channel);
  1331. } else
  1332. rc = 0;
  1333. return rc;
  1334. }
  1335. static int qeth_idx_activate_channel(struct qeth_channel *channel,
  1336. void (*idx_reply_cb)(struct qeth_channel *,
  1337. struct qeth_cmd_buffer *))
  1338. {
  1339. struct qeth_card *card;
  1340. struct qeth_cmd_buffer *iob;
  1341. unsigned long flags;
  1342. __u16 temp;
  1343. __u8 tmp;
  1344. int rc;
  1345. struct ccw_dev_id temp_devid;
  1346. card = CARD_FROM_CDEV(channel->ccwdev);
  1347. QETH_DBF_TEXT(SETUP, 2, "idxactch");
  1348. iob = qeth_get_buffer(channel);
  1349. iob->callback = idx_reply_cb;
  1350. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1351. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1352. channel->ccw.cda = (__u32) __pa(iob->data);
  1353. if (channel == &card->write) {
  1354. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1355. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1356. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1357. card->seqno.trans_hdr++;
  1358. } else {
  1359. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1360. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1361. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1362. }
  1363. tmp = ((__u8)card->info.portno) | 0x80;
  1364. memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
  1365. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1366. &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
  1367. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1368. &card->info.func_level, sizeof(__u16));
  1369. ccw_device_get_id(CARD_DDEV(card), &temp_devid);
  1370. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp_devid.devno, 2);
  1371. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1372. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1373. wait_event(card->wait_q,
  1374. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1375. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1376. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1377. rc = ccw_device_start(channel->ccwdev,
  1378. &channel->ccw, (addr_t) iob, 0, 0);
  1379. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1380. if (rc) {
  1381. QETH_DBF_MESSAGE(2, "Error1 in activating channel. rc=%d\n",
  1382. rc);
  1383. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1384. atomic_set(&channel->irq_pending, 0);
  1385. wake_up(&card->wait_q);
  1386. return rc;
  1387. }
  1388. rc = wait_event_interruptible_timeout(card->wait_q,
  1389. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1390. if (rc == -ERESTARTSYS)
  1391. return rc;
  1392. if (channel->state != CH_STATE_ACTIVATING) {
  1393. dev_warn(&channel->ccwdev->dev, "The qeth device driver"
  1394. " failed to recover an error on the device\n");
  1395. QETH_DBF_MESSAGE(2, "%s IDX activate timed out\n",
  1396. dev_name(&channel->ccwdev->dev));
  1397. QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
  1398. qeth_clear_cmd_buffers(channel);
  1399. return -ETIME;
  1400. }
  1401. return qeth_idx_activate_get_answer(channel, idx_reply_cb);
  1402. }
  1403. static int qeth_peer_func_level(int level)
  1404. {
  1405. if ((level & 0xff) == 8)
  1406. return (level & 0xff) + 0x400;
  1407. if (((level >> 8) & 3) == 1)
  1408. return (level & 0xff) + 0x200;
  1409. return level;
  1410. }
  1411. static void qeth_idx_write_cb(struct qeth_channel *channel,
  1412. struct qeth_cmd_buffer *iob)
  1413. {
  1414. struct qeth_card *card;
  1415. __u16 temp;
  1416. QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
  1417. if (channel->state == CH_STATE_DOWN) {
  1418. channel->state = CH_STATE_ACTIVATING;
  1419. goto out;
  1420. }
  1421. card = CARD_FROM_CDEV(channel->ccwdev);
  1422. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1423. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == 0x19)
  1424. dev_err(&card->write.ccwdev->dev,
  1425. "The adapter is used exclusively by another "
  1426. "host\n");
  1427. else
  1428. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel:"
  1429. " negative reply\n",
  1430. dev_name(&card->write.ccwdev->dev));
  1431. goto out;
  1432. }
  1433. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1434. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1435. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel: "
  1436. "function level mismatch (sent: 0x%x, received: "
  1437. "0x%x)\n", dev_name(&card->write.ccwdev->dev),
  1438. card->info.func_level, temp);
  1439. goto out;
  1440. }
  1441. channel->state = CH_STATE_UP;
  1442. out:
  1443. qeth_release_buffer(channel, iob);
  1444. }
  1445. static void qeth_idx_read_cb(struct qeth_channel *channel,
  1446. struct qeth_cmd_buffer *iob)
  1447. {
  1448. struct qeth_card *card;
  1449. __u16 temp;
  1450. QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
  1451. if (channel->state == CH_STATE_DOWN) {
  1452. channel->state = CH_STATE_ACTIVATING;
  1453. goto out;
  1454. }
  1455. card = CARD_FROM_CDEV(channel->ccwdev);
  1456. if (qeth_check_idx_response(iob->data))
  1457. goto out;
  1458. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1459. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == 0x19)
  1460. dev_err(&card->write.ccwdev->dev,
  1461. "The adapter is used exclusively by another "
  1462. "host\n");
  1463. else
  1464. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel:"
  1465. " negative reply\n",
  1466. dev_name(&card->read.ccwdev->dev));
  1467. goto out;
  1468. }
  1469. /**
  1470. * temporary fix for microcode bug
  1471. * to revert it,replace OR by AND
  1472. */
  1473. if ((!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1474. (card->info.type == QETH_CARD_TYPE_OSAE))
  1475. card->info.portname_required = 1;
  1476. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1477. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1478. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel: function "
  1479. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1480. dev_name(&card->read.ccwdev->dev),
  1481. card->info.func_level, temp);
  1482. goto out;
  1483. }
  1484. memcpy(&card->token.issuer_rm_r,
  1485. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1486. QETH_MPC_TOKEN_LENGTH);
  1487. memcpy(&card->info.mcl_level[0],
  1488. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1489. channel->state = CH_STATE_UP;
  1490. out:
  1491. qeth_release_buffer(channel, iob);
  1492. }
  1493. void qeth_prepare_control_data(struct qeth_card *card, int len,
  1494. struct qeth_cmd_buffer *iob)
  1495. {
  1496. qeth_setup_ccw(&card->write, iob->data, len);
  1497. iob->callback = qeth_release_buffer;
  1498. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1499. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1500. card->seqno.trans_hdr++;
  1501. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1502. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1503. card->seqno.pdu_hdr++;
  1504. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1505. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1506. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1507. }
  1508. EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
  1509. int qeth_send_control_data(struct qeth_card *card, int len,
  1510. struct qeth_cmd_buffer *iob,
  1511. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  1512. unsigned long),
  1513. void *reply_param)
  1514. {
  1515. int rc;
  1516. unsigned long flags;
  1517. struct qeth_reply *reply = NULL;
  1518. unsigned long timeout;
  1519. QETH_DBF_TEXT(TRACE, 2, "sendctl");
  1520. reply = qeth_alloc_reply(card);
  1521. if (!reply) {
  1522. return -ENOMEM;
  1523. }
  1524. reply->callback = reply_cb;
  1525. reply->param = reply_param;
  1526. if (card->state == CARD_STATE_DOWN)
  1527. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1528. else
  1529. reply->seqno = card->seqno.ipa++;
  1530. init_waitqueue_head(&reply->wait_q);
  1531. spin_lock_irqsave(&card->lock, flags);
  1532. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1533. spin_unlock_irqrestore(&card->lock, flags);
  1534. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1535. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1536. qeth_prepare_control_data(card, len, iob);
  1537. if (IS_IPA(iob->data))
  1538. timeout = jiffies + QETH_IPA_TIMEOUT;
  1539. else
  1540. timeout = jiffies + QETH_TIMEOUT;
  1541. QETH_DBF_TEXT(TRACE, 6, "noirqpnd");
  1542. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1543. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1544. (addr_t) iob, 0, 0);
  1545. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1546. if (rc) {
  1547. QETH_DBF_MESSAGE(2, "%s qeth_send_control_data: "
  1548. "ccw_device_start rc = %i\n",
  1549. dev_name(&card->write.ccwdev->dev), rc);
  1550. QETH_DBF_TEXT_(TRACE, 2, " err%d", rc);
  1551. spin_lock_irqsave(&card->lock, flags);
  1552. list_del_init(&reply->list);
  1553. qeth_put_reply(reply);
  1554. spin_unlock_irqrestore(&card->lock, flags);
  1555. qeth_release_buffer(iob->channel, iob);
  1556. atomic_set(&card->write.irq_pending, 0);
  1557. wake_up(&card->wait_q);
  1558. return rc;
  1559. }
  1560. while (!atomic_read(&reply->received)) {
  1561. if (time_after(jiffies, timeout)) {
  1562. spin_lock_irqsave(&reply->card->lock, flags);
  1563. list_del_init(&reply->list);
  1564. spin_unlock_irqrestore(&reply->card->lock, flags);
  1565. reply->rc = -ETIME;
  1566. atomic_inc(&reply->received);
  1567. wake_up(&reply->wait_q);
  1568. }
  1569. cpu_relax();
  1570. };
  1571. rc = reply->rc;
  1572. qeth_put_reply(reply);
  1573. return rc;
  1574. }
  1575. EXPORT_SYMBOL_GPL(qeth_send_control_data);
  1576. static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1577. unsigned long data)
  1578. {
  1579. struct qeth_cmd_buffer *iob;
  1580. QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
  1581. iob = (struct qeth_cmd_buffer *) data;
  1582. memcpy(&card->token.cm_filter_r,
  1583. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1584. QETH_MPC_TOKEN_LENGTH);
  1585. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1586. return 0;
  1587. }
  1588. static int qeth_cm_enable(struct qeth_card *card)
  1589. {
  1590. int rc;
  1591. struct qeth_cmd_buffer *iob;
  1592. QETH_DBF_TEXT(SETUP, 2, "cmenable");
  1593. iob = qeth_wait_for_buffer(&card->write);
  1594. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1595. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1596. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1597. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1598. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1599. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1600. qeth_cm_enable_cb, NULL);
  1601. return rc;
  1602. }
  1603. static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1604. unsigned long data)
  1605. {
  1606. struct qeth_cmd_buffer *iob;
  1607. QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
  1608. iob = (struct qeth_cmd_buffer *) data;
  1609. memcpy(&card->token.cm_connection_r,
  1610. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1611. QETH_MPC_TOKEN_LENGTH);
  1612. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1613. return 0;
  1614. }
  1615. static int qeth_cm_setup(struct qeth_card *card)
  1616. {
  1617. int rc;
  1618. struct qeth_cmd_buffer *iob;
  1619. QETH_DBF_TEXT(SETUP, 2, "cmsetup");
  1620. iob = qeth_wait_for_buffer(&card->write);
  1621. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1622. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1623. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1624. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1625. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1626. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1627. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1628. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1629. qeth_cm_setup_cb, NULL);
  1630. return rc;
  1631. }
  1632. static inline int qeth_get_initial_mtu_for_card(struct qeth_card *card)
  1633. {
  1634. switch (card->info.type) {
  1635. case QETH_CARD_TYPE_UNKNOWN:
  1636. return 1500;
  1637. case QETH_CARD_TYPE_IQD:
  1638. return card->info.max_mtu;
  1639. case QETH_CARD_TYPE_OSAE:
  1640. switch (card->info.link_type) {
  1641. case QETH_LINK_TYPE_HSTR:
  1642. case QETH_LINK_TYPE_LANE_TR:
  1643. return 2000;
  1644. default:
  1645. return 1492;
  1646. }
  1647. default:
  1648. return 1500;
  1649. }
  1650. }
  1651. static inline int qeth_get_max_mtu_for_card(int cardtype)
  1652. {
  1653. switch (cardtype) {
  1654. case QETH_CARD_TYPE_UNKNOWN:
  1655. case QETH_CARD_TYPE_OSAE:
  1656. case QETH_CARD_TYPE_OSN:
  1657. return 61440;
  1658. case QETH_CARD_TYPE_IQD:
  1659. return 57344;
  1660. default:
  1661. return 1500;
  1662. }
  1663. }
  1664. static inline int qeth_get_mtu_out_of_mpc(int cardtype)
  1665. {
  1666. switch (cardtype) {
  1667. case QETH_CARD_TYPE_IQD:
  1668. return 1;
  1669. default:
  1670. return 0;
  1671. }
  1672. }
  1673. static inline int qeth_get_mtu_outof_framesize(int framesize)
  1674. {
  1675. switch (framesize) {
  1676. case 0x4000:
  1677. return 8192;
  1678. case 0x6000:
  1679. return 16384;
  1680. case 0xa000:
  1681. return 32768;
  1682. case 0xffff:
  1683. return 57344;
  1684. default:
  1685. return 0;
  1686. }
  1687. }
  1688. static inline int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
  1689. {
  1690. switch (card->info.type) {
  1691. case QETH_CARD_TYPE_OSAE:
  1692. return ((mtu >= 576) && (mtu <= 61440));
  1693. case QETH_CARD_TYPE_IQD:
  1694. return ((mtu >= 576) &&
  1695. (mtu <= card->info.max_mtu + 4096 - 32));
  1696. case QETH_CARD_TYPE_OSN:
  1697. case QETH_CARD_TYPE_UNKNOWN:
  1698. default:
  1699. return 1;
  1700. }
  1701. }
  1702. static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1703. unsigned long data)
  1704. {
  1705. __u16 mtu, framesize;
  1706. __u16 len;
  1707. __u8 link_type;
  1708. struct qeth_cmd_buffer *iob;
  1709. QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
  1710. iob = (struct qeth_cmd_buffer *) data;
  1711. memcpy(&card->token.ulp_filter_r,
  1712. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1713. QETH_MPC_TOKEN_LENGTH);
  1714. if (qeth_get_mtu_out_of_mpc(card->info.type)) {
  1715. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1716. mtu = qeth_get_mtu_outof_framesize(framesize);
  1717. if (!mtu) {
  1718. iob->rc = -EINVAL;
  1719. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1720. return 0;
  1721. }
  1722. card->info.max_mtu = mtu;
  1723. card->info.initial_mtu = mtu;
  1724. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1725. } else {
  1726. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1727. card->info.max_mtu = qeth_get_max_mtu_for_card(card->info.type);
  1728. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1729. }
  1730. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1731. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1732. memcpy(&link_type,
  1733. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1734. card->info.link_type = link_type;
  1735. } else
  1736. card->info.link_type = 0;
  1737. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1738. return 0;
  1739. }
  1740. static int qeth_ulp_enable(struct qeth_card *card)
  1741. {
  1742. int rc;
  1743. char prot_type;
  1744. struct qeth_cmd_buffer *iob;
  1745. /*FIXME: trace view callbacks*/
  1746. QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
  1747. iob = qeth_wait_for_buffer(&card->write);
  1748. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1749. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1750. (__u8) card->info.portno;
  1751. if (card->options.layer2)
  1752. if (card->info.type == QETH_CARD_TYPE_OSN)
  1753. prot_type = QETH_PROT_OSN2;
  1754. else
  1755. prot_type = QETH_PROT_LAYER2;
  1756. else
  1757. prot_type = QETH_PROT_TCPIP;
  1758. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
  1759. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1760. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1761. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1762. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1763. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1764. card->info.portname, 9);
  1765. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1766. qeth_ulp_enable_cb, NULL);
  1767. return rc;
  1768. }
  1769. static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1770. unsigned long data)
  1771. {
  1772. struct qeth_cmd_buffer *iob;
  1773. QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
  1774. iob = (struct qeth_cmd_buffer *) data;
  1775. memcpy(&card->token.ulp_connection_r,
  1776. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1777. QETH_MPC_TOKEN_LENGTH);
  1778. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1779. return 0;
  1780. }
  1781. static int qeth_ulp_setup(struct qeth_card *card)
  1782. {
  1783. int rc;
  1784. __u16 temp;
  1785. struct qeth_cmd_buffer *iob;
  1786. struct ccw_dev_id dev_id;
  1787. QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
  1788. iob = qeth_wait_for_buffer(&card->write);
  1789. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1790. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1791. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1792. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1793. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1794. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1795. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1796. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  1797. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  1798. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1799. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1800. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1801. qeth_ulp_setup_cb, NULL);
  1802. return rc;
  1803. }
  1804. static int qeth_alloc_qdio_buffers(struct qeth_card *card)
  1805. {
  1806. int i, j;
  1807. QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
  1808. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  1809. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  1810. return 0;
  1811. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  1812. GFP_KERNEL);
  1813. if (!card->qdio.in_q)
  1814. goto out_nomem;
  1815. QETH_DBF_TEXT(SETUP, 2, "inq");
  1816. QETH_DBF_HEX(SETUP, 2, &card->qdio.in_q, sizeof(void *));
  1817. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  1818. /* give inbound qeth_qdio_buffers their qdio_buffers */
  1819. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  1820. card->qdio.in_q->bufs[i].buffer =
  1821. &card->qdio.in_q->qdio_bufs[i];
  1822. /* inbound buffer pool */
  1823. if (qeth_alloc_buffer_pool(card))
  1824. goto out_freeinq;
  1825. /* outbound */
  1826. card->qdio.out_qs =
  1827. kmalloc(card->qdio.no_out_queues *
  1828. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  1829. if (!card->qdio.out_qs)
  1830. goto out_freepool;
  1831. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1832. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  1833. GFP_KERNEL);
  1834. if (!card->qdio.out_qs[i])
  1835. goto out_freeoutq;
  1836. QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
  1837. QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
  1838. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  1839. card->qdio.out_qs[i]->queue_no = i;
  1840. /* give outbound qeth_qdio_buffers their qdio_buffers */
  1841. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  1842. card->qdio.out_qs[i]->bufs[j].buffer =
  1843. &card->qdio.out_qs[i]->qdio_bufs[j];
  1844. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  1845. skb_list);
  1846. lockdep_set_class(
  1847. &card->qdio.out_qs[i]->bufs[j].skb_list.lock,
  1848. &qdio_out_skb_queue_key);
  1849. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  1850. }
  1851. }
  1852. return 0;
  1853. out_freeoutq:
  1854. while (i > 0)
  1855. kfree(card->qdio.out_qs[--i]);
  1856. kfree(card->qdio.out_qs);
  1857. card->qdio.out_qs = NULL;
  1858. out_freepool:
  1859. qeth_free_buffer_pool(card);
  1860. out_freeinq:
  1861. kfree(card->qdio.in_q);
  1862. card->qdio.in_q = NULL;
  1863. out_nomem:
  1864. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  1865. return -ENOMEM;
  1866. }
  1867. static void qeth_create_qib_param_field(struct qeth_card *card,
  1868. char *param_field)
  1869. {
  1870. param_field[0] = _ascebc['P'];
  1871. param_field[1] = _ascebc['C'];
  1872. param_field[2] = _ascebc['I'];
  1873. param_field[3] = _ascebc['T'];
  1874. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  1875. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  1876. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  1877. }
  1878. static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
  1879. char *param_field)
  1880. {
  1881. param_field[16] = _ascebc['B'];
  1882. param_field[17] = _ascebc['L'];
  1883. param_field[18] = _ascebc['K'];
  1884. param_field[19] = _ascebc['T'];
  1885. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  1886. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  1887. *((unsigned int *) (&param_field[28])) =
  1888. card->info.blkt.inter_packet_jumbo;
  1889. }
  1890. static int qeth_qdio_activate(struct qeth_card *card)
  1891. {
  1892. QETH_DBF_TEXT(SETUP, 3, "qdioact");
  1893. return qdio_activate(CARD_DDEV(card));
  1894. }
  1895. static int qeth_dm_act(struct qeth_card *card)
  1896. {
  1897. int rc;
  1898. struct qeth_cmd_buffer *iob;
  1899. QETH_DBF_TEXT(SETUP, 2, "dmact");
  1900. iob = qeth_wait_for_buffer(&card->write);
  1901. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  1902. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  1903. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1904. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  1905. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1906. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  1907. return rc;
  1908. }
  1909. static int qeth_mpc_initialize(struct qeth_card *card)
  1910. {
  1911. int rc;
  1912. QETH_DBF_TEXT(SETUP, 2, "mpcinit");
  1913. rc = qeth_issue_next_read(card);
  1914. if (rc) {
  1915. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1916. return rc;
  1917. }
  1918. rc = qeth_cm_enable(card);
  1919. if (rc) {
  1920. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1921. goto out_qdio;
  1922. }
  1923. rc = qeth_cm_setup(card);
  1924. if (rc) {
  1925. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1926. goto out_qdio;
  1927. }
  1928. rc = qeth_ulp_enable(card);
  1929. if (rc) {
  1930. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  1931. goto out_qdio;
  1932. }
  1933. rc = qeth_ulp_setup(card);
  1934. if (rc) {
  1935. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  1936. goto out_qdio;
  1937. }
  1938. rc = qeth_alloc_qdio_buffers(card);
  1939. if (rc) {
  1940. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  1941. goto out_qdio;
  1942. }
  1943. rc = qeth_qdio_establish(card);
  1944. if (rc) {
  1945. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  1946. qeth_free_qdio_buffers(card);
  1947. goto out_qdio;
  1948. }
  1949. rc = qeth_qdio_activate(card);
  1950. if (rc) {
  1951. QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
  1952. goto out_qdio;
  1953. }
  1954. rc = qeth_dm_act(card);
  1955. if (rc) {
  1956. QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
  1957. goto out_qdio;
  1958. }
  1959. return 0;
  1960. out_qdio:
  1961. qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  1962. return rc;
  1963. }
  1964. static void qeth_print_status_with_portname(struct qeth_card *card)
  1965. {
  1966. char dbf_text[15];
  1967. int i;
  1968. sprintf(dbf_text, "%s", card->info.portname + 1);
  1969. for (i = 0; i < 8; i++)
  1970. dbf_text[i] =
  1971. (char) _ebcasc[(__u8) dbf_text[i]];
  1972. dbf_text[8] = 0;
  1973. dev_info(&card->gdev->dev, "Device is a%s card%s%s%s\n"
  1974. "with link type %s (portname: %s)\n",
  1975. qeth_get_cardname(card),
  1976. (card->info.mcl_level[0]) ? " (level: " : "",
  1977. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1978. (card->info.mcl_level[0]) ? ")" : "",
  1979. qeth_get_cardname_short(card),
  1980. dbf_text);
  1981. }
  1982. static void qeth_print_status_no_portname(struct qeth_card *card)
  1983. {
  1984. if (card->info.portname[0])
  1985. dev_info(&card->gdev->dev, "Device is a%s "
  1986. "card%s%s%s\nwith link type %s "
  1987. "(no portname needed by interface).\n",
  1988. qeth_get_cardname(card),
  1989. (card->info.mcl_level[0]) ? " (level: " : "",
  1990. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1991. (card->info.mcl_level[0]) ? ")" : "",
  1992. qeth_get_cardname_short(card));
  1993. else
  1994. dev_info(&card->gdev->dev, "Device is a%s "
  1995. "card%s%s%s\nwith link type %s.\n",
  1996. qeth_get_cardname(card),
  1997. (card->info.mcl_level[0]) ? " (level: " : "",
  1998. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1999. (card->info.mcl_level[0]) ? ")" : "",
  2000. qeth_get_cardname_short(card));
  2001. }
  2002. void qeth_print_status_message(struct qeth_card *card)
  2003. {
  2004. switch (card->info.type) {
  2005. case QETH_CARD_TYPE_OSAE:
  2006. /* VM will use a non-zero first character
  2007. * to indicate a HiperSockets like reporting
  2008. * of the level OSA sets the first character to zero
  2009. * */
  2010. if (!card->info.mcl_level[0]) {
  2011. sprintf(card->info.mcl_level, "%02x%02x",
  2012. card->info.mcl_level[2],
  2013. card->info.mcl_level[3]);
  2014. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2015. break;
  2016. }
  2017. /* fallthrough */
  2018. case QETH_CARD_TYPE_IQD:
  2019. if (card->info.guestlan) {
  2020. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  2021. card->info.mcl_level[0]];
  2022. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  2023. card->info.mcl_level[1]];
  2024. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  2025. card->info.mcl_level[2]];
  2026. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  2027. card->info.mcl_level[3]];
  2028. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2029. }
  2030. break;
  2031. default:
  2032. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  2033. }
  2034. if (card->info.portname_required)
  2035. qeth_print_status_with_portname(card);
  2036. else
  2037. qeth_print_status_no_portname(card);
  2038. }
  2039. EXPORT_SYMBOL_GPL(qeth_print_status_message);
  2040. static void qeth_initialize_working_pool_list(struct qeth_card *card)
  2041. {
  2042. struct qeth_buffer_pool_entry *entry;
  2043. QETH_DBF_TEXT(TRACE, 5, "inwrklst");
  2044. list_for_each_entry(entry,
  2045. &card->qdio.init_pool.entry_list, init_list) {
  2046. qeth_put_buffer_pool_entry(card, entry);
  2047. }
  2048. }
  2049. static inline struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
  2050. struct qeth_card *card)
  2051. {
  2052. struct list_head *plh;
  2053. struct qeth_buffer_pool_entry *entry;
  2054. int i, free;
  2055. struct page *page;
  2056. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2057. return NULL;
  2058. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2059. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2060. free = 1;
  2061. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2062. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2063. free = 0;
  2064. break;
  2065. }
  2066. }
  2067. if (free) {
  2068. list_del_init(&entry->list);
  2069. return entry;
  2070. }
  2071. }
  2072. /* no free buffer in pool so take first one and swap pages */
  2073. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2074. struct qeth_buffer_pool_entry, list);
  2075. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2076. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2077. page = alloc_page(GFP_ATOMIC);
  2078. if (!page) {
  2079. return NULL;
  2080. } else {
  2081. free_page((unsigned long)entry->elements[i]);
  2082. entry->elements[i] = page_address(page);
  2083. if (card->options.performance_stats)
  2084. card->perf_stats.sg_alloc_page_rx++;
  2085. }
  2086. }
  2087. }
  2088. list_del_init(&entry->list);
  2089. return entry;
  2090. }
  2091. static int qeth_init_input_buffer(struct qeth_card *card,
  2092. struct qeth_qdio_buffer *buf)
  2093. {
  2094. struct qeth_buffer_pool_entry *pool_entry;
  2095. int i;
  2096. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2097. if (!pool_entry)
  2098. return 1;
  2099. /*
  2100. * since the buffer is accessed only from the input_tasklet
  2101. * there shouldn't be a need to synchronize; also, since we use
  2102. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2103. * buffers
  2104. */
  2105. buf->pool_entry = pool_entry;
  2106. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2107. buf->buffer->element[i].length = PAGE_SIZE;
  2108. buf->buffer->element[i].addr = pool_entry->elements[i];
  2109. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2110. buf->buffer->element[i].flags = SBAL_FLAGS_LAST_ENTRY;
  2111. else
  2112. buf->buffer->element[i].flags = 0;
  2113. }
  2114. return 0;
  2115. }
  2116. int qeth_init_qdio_queues(struct qeth_card *card)
  2117. {
  2118. int i, j;
  2119. int rc;
  2120. QETH_DBF_TEXT(SETUP, 2, "initqdqs");
  2121. /* inbound queue */
  2122. memset(card->qdio.in_q->qdio_bufs, 0,
  2123. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2124. qeth_initialize_working_pool_list(card);
  2125. /*give only as many buffers to hardware as we have buffer pool entries*/
  2126. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2127. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2128. card->qdio.in_q->next_buf_to_init =
  2129. card->qdio.in_buf_pool.buf_count - 1;
  2130. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2131. card->qdio.in_buf_pool.buf_count - 1);
  2132. if (rc) {
  2133. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2134. return rc;
  2135. }
  2136. /* outbound queue */
  2137. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2138. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2139. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2140. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2141. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2142. &card->qdio.out_qs[i]->bufs[j]);
  2143. }
  2144. card->qdio.out_qs[i]->card = card;
  2145. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2146. card->qdio.out_qs[i]->do_pack = 0;
  2147. atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
  2148. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2149. atomic_set(&card->qdio.out_qs[i]->state,
  2150. QETH_OUT_Q_UNLOCKED);
  2151. }
  2152. return 0;
  2153. }
  2154. EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
  2155. static inline __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
  2156. {
  2157. switch (link_type) {
  2158. case QETH_LINK_TYPE_HSTR:
  2159. return 2;
  2160. default:
  2161. return 1;
  2162. }
  2163. }
  2164. static void qeth_fill_ipacmd_header(struct qeth_card *card,
  2165. struct qeth_ipa_cmd *cmd, __u8 command,
  2166. enum qeth_prot_versions prot)
  2167. {
  2168. memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
  2169. cmd->hdr.command = command;
  2170. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  2171. cmd->hdr.seqno = card->seqno.ipa;
  2172. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  2173. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  2174. if (card->options.layer2)
  2175. cmd->hdr.prim_version_no = 2;
  2176. else
  2177. cmd->hdr.prim_version_no = 1;
  2178. cmd->hdr.param_count = 1;
  2179. cmd->hdr.prot_version = prot;
  2180. cmd->hdr.ipa_supported = 0;
  2181. cmd->hdr.ipa_enabled = 0;
  2182. }
  2183. struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
  2184. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2185. {
  2186. struct qeth_cmd_buffer *iob;
  2187. struct qeth_ipa_cmd *cmd;
  2188. iob = qeth_wait_for_buffer(&card->write);
  2189. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2190. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  2191. return iob;
  2192. }
  2193. EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
  2194. void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2195. char prot_type)
  2196. {
  2197. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  2198. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
  2199. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  2200. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2201. }
  2202. EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
  2203. int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2204. int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
  2205. unsigned long),
  2206. void *reply_param)
  2207. {
  2208. int rc;
  2209. char prot_type;
  2210. QETH_DBF_TEXT(TRACE, 4, "sendipa");
  2211. if (card->options.layer2)
  2212. if (card->info.type == QETH_CARD_TYPE_OSN)
  2213. prot_type = QETH_PROT_OSN2;
  2214. else
  2215. prot_type = QETH_PROT_LAYER2;
  2216. else
  2217. prot_type = QETH_PROT_TCPIP;
  2218. qeth_prepare_ipa_cmd(card, iob, prot_type);
  2219. rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
  2220. iob, reply_cb, reply_param);
  2221. return rc;
  2222. }
  2223. EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
  2224. static int qeth_send_startstoplan(struct qeth_card *card,
  2225. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2226. {
  2227. int rc;
  2228. struct qeth_cmd_buffer *iob;
  2229. iob = qeth_get_ipacmd_buffer(card, ipacmd, prot);
  2230. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  2231. return rc;
  2232. }
  2233. int qeth_send_startlan(struct qeth_card *card)
  2234. {
  2235. int rc;
  2236. QETH_DBF_TEXT(SETUP, 2, "strtlan");
  2237. rc = qeth_send_startstoplan(card, IPA_CMD_STARTLAN, 0);
  2238. return rc;
  2239. }
  2240. EXPORT_SYMBOL_GPL(qeth_send_startlan);
  2241. int qeth_send_stoplan(struct qeth_card *card)
  2242. {
  2243. int rc = 0;
  2244. /*
  2245. * TODO: according to the IPA format document page 14,
  2246. * TCP/IP (we!) never issue a STOPLAN
  2247. * is this right ?!?
  2248. */
  2249. QETH_DBF_TEXT(SETUP, 2, "stoplan");
  2250. rc = qeth_send_startstoplan(card, IPA_CMD_STOPLAN, 0);
  2251. return rc;
  2252. }
  2253. EXPORT_SYMBOL_GPL(qeth_send_stoplan);
  2254. int qeth_default_setadapterparms_cb(struct qeth_card *card,
  2255. struct qeth_reply *reply, unsigned long data)
  2256. {
  2257. struct qeth_ipa_cmd *cmd;
  2258. QETH_DBF_TEXT(TRACE, 4, "defadpcb");
  2259. cmd = (struct qeth_ipa_cmd *) data;
  2260. if (cmd->hdr.return_code == 0)
  2261. cmd->hdr.return_code =
  2262. cmd->data.setadapterparms.hdr.return_code;
  2263. return 0;
  2264. }
  2265. EXPORT_SYMBOL_GPL(qeth_default_setadapterparms_cb);
  2266. static int qeth_query_setadapterparms_cb(struct qeth_card *card,
  2267. struct qeth_reply *reply, unsigned long data)
  2268. {
  2269. struct qeth_ipa_cmd *cmd;
  2270. QETH_DBF_TEXT(TRACE, 3, "quyadpcb");
  2271. cmd = (struct qeth_ipa_cmd *) data;
  2272. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f)
  2273. card->info.link_type =
  2274. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  2275. card->options.adp.supported_funcs =
  2276. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  2277. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2278. }
  2279. struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
  2280. __u32 command, __u32 cmdlen)
  2281. {
  2282. struct qeth_cmd_buffer *iob;
  2283. struct qeth_ipa_cmd *cmd;
  2284. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
  2285. QETH_PROT_IPV4);
  2286. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2287. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  2288. cmd->data.setadapterparms.hdr.command_code = command;
  2289. cmd->data.setadapterparms.hdr.used_total = 1;
  2290. cmd->data.setadapterparms.hdr.seq_no = 1;
  2291. return iob;
  2292. }
  2293. EXPORT_SYMBOL_GPL(qeth_get_adapter_cmd);
  2294. int qeth_query_setadapterparms(struct qeth_card *card)
  2295. {
  2296. int rc;
  2297. struct qeth_cmd_buffer *iob;
  2298. QETH_DBF_TEXT(TRACE, 3, "queryadp");
  2299. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  2300. sizeof(struct qeth_ipacmd_setadpparms));
  2301. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  2302. return rc;
  2303. }
  2304. EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
  2305. int qeth_check_qdio_errors(struct qdio_buffer *buf, unsigned int qdio_error,
  2306. const char *dbftext)
  2307. {
  2308. if (qdio_error) {
  2309. QETH_DBF_TEXT(TRACE, 2, dbftext);
  2310. QETH_DBF_TEXT(QERR, 2, dbftext);
  2311. QETH_DBF_TEXT_(QERR, 2, " F15=%02X",
  2312. buf->element[15].flags & 0xff);
  2313. QETH_DBF_TEXT_(QERR, 2, " F14=%02X",
  2314. buf->element[14].flags & 0xff);
  2315. QETH_DBF_TEXT_(QERR, 2, " qerr=%X", qdio_error);
  2316. return 1;
  2317. }
  2318. return 0;
  2319. }
  2320. EXPORT_SYMBOL_GPL(qeth_check_qdio_errors);
  2321. void qeth_queue_input_buffer(struct qeth_card *card, int index)
  2322. {
  2323. struct qeth_qdio_q *queue = card->qdio.in_q;
  2324. int count;
  2325. int i;
  2326. int rc;
  2327. int newcount = 0;
  2328. count = (index < queue->next_buf_to_init)?
  2329. card->qdio.in_buf_pool.buf_count -
  2330. (queue->next_buf_to_init - index) :
  2331. card->qdio.in_buf_pool.buf_count -
  2332. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2333. /* only requeue at a certain threshold to avoid SIGAs */
  2334. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
  2335. for (i = queue->next_buf_to_init;
  2336. i < queue->next_buf_to_init + count; ++i) {
  2337. if (qeth_init_input_buffer(card,
  2338. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2339. break;
  2340. } else {
  2341. newcount++;
  2342. }
  2343. }
  2344. if (newcount < count) {
  2345. /* we are in memory shortage so we switch back to
  2346. traditional skb allocation and drop packages */
  2347. atomic_set(&card->force_alloc_skb, 3);
  2348. count = newcount;
  2349. } else {
  2350. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2351. }
  2352. /*
  2353. * according to old code it should be avoided to requeue all
  2354. * 128 buffers in order to benefit from PCI avoidance.
  2355. * this function keeps at least one buffer (the buffer at
  2356. * 'index') un-requeued -> this buffer is the first buffer that
  2357. * will be requeued the next time
  2358. */
  2359. if (card->options.performance_stats) {
  2360. card->perf_stats.inbound_do_qdio_cnt++;
  2361. card->perf_stats.inbound_do_qdio_start_time =
  2362. qeth_get_micros();
  2363. }
  2364. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0,
  2365. queue->next_buf_to_init, count);
  2366. if (card->options.performance_stats)
  2367. card->perf_stats.inbound_do_qdio_time +=
  2368. qeth_get_micros() -
  2369. card->perf_stats.inbound_do_qdio_start_time;
  2370. if (rc) {
  2371. dev_warn(&card->gdev->dev,
  2372. "QDIO reported an error, rc=%i\n", rc);
  2373. QETH_DBF_TEXT(TRACE, 2, "qinberr");
  2374. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_BUS_ID(card));
  2375. }
  2376. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2377. QDIO_MAX_BUFFERS_PER_Q;
  2378. }
  2379. }
  2380. EXPORT_SYMBOL_GPL(qeth_queue_input_buffer);
  2381. static int qeth_handle_send_error(struct qeth_card *card,
  2382. struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err)
  2383. {
  2384. int sbalf15 = buffer->buffer->element[15].flags & 0xff;
  2385. int cc = qdio_err & 3;
  2386. QETH_DBF_TEXT(TRACE, 6, "hdsnderr");
  2387. qeth_check_qdio_errors(buffer->buffer, qdio_err, "qouterr");
  2388. switch (cc) {
  2389. case 0:
  2390. if (qdio_err) {
  2391. QETH_DBF_TEXT(TRACE, 1, "lnkfail");
  2392. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2393. QETH_DBF_TEXT_(TRACE, 1, "%04x %02x",
  2394. (u16)qdio_err, (u8)sbalf15);
  2395. return QETH_SEND_ERROR_LINK_FAILURE;
  2396. }
  2397. return QETH_SEND_ERROR_NONE;
  2398. case 2:
  2399. if (qdio_err & QDIO_ERROR_SIGA_BUSY) {
  2400. QETH_DBF_TEXT(TRACE, 1, "SIGAcc2B");
  2401. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2402. return QETH_SEND_ERROR_KICK_IT;
  2403. }
  2404. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2405. return QETH_SEND_ERROR_RETRY;
  2406. return QETH_SEND_ERROR_LINK_FAILURE;
  2407. /* look at qdio_error and sbalf 15 */
  2408. case 1:
  2409. QETH_DBF_TEXT(TRACE, 1, "SIGAcc1");
  2410. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2411. return QETH_SEND_ERROR_LINK_FAILURE;
  2412. case 3:
  2413. default:
  2414. QETH_DBF_TEXT(TRACE, 1, "SIGAcc3");
  2415. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2416. return QETH_SEND_ERROR_KICK_IT;
  2417. }
  2418. }
  2419. /*
  2420. * Switched to packing state if the number of used buffers on a queue
  2421. * reaches a certain limit.
  2422. */
  2423. static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2424. {
  2425. if (!queue->do_pack) {
  2426. if (atomic_read(&queue->used_buffers)
  2427. >= QETH_HIGH_WATERMARK_PACK){
  2428. /* switch non-PACKING -> PACKING */
  2429. QETH_DBF_TEXT(TRACE, 6, "np->pack");
  2430. if (queue->card->options.performance_stats)
  2431. queue->card->perf_stats.sc_dp_p++;
  2432. queue->do_pack = 1;
  2433. }
  2434. }
  2435. }
  2436. /*
  2437. * Switches from packing to non-packing mode. If there is a packing
  2438. * buffer on the queue this buffer will be prepared to be flushed.
  2439. * In that case 1 is returned to inform the caller. If no buffer
  2440. * has to be flushed, zero is returned.
  2441. */
  2442. static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2443. {
  2444. struct qeth_qdio_out_buffer *buffer;
  2445. int flush_count = 0;
  2446. if (queue->do_pack) {
  2447. if (atomic_read(&queue->used_buffers)
  2448. <= QETH_LOW_WATERMARK_PACK) {
  2449. /* switch PACKING -> non-PACKING */
  2450. QETH_DBF_TEXT(TRACE, 6, "pack->np");
  2451. if (queue->card->options.performance_stats)
  2452. queue->card->perf_stats.sc_p_dp++;
  2453. queue->do_pack = 0;
  2454. /* flush packing buffers */
  2455. buffer = &queue->bufs[queue->next_buf_to_fill];
  2456. if ((atomic_read(&buffer->state) ==
  2457. QETH_QDIO_BUF_EMPTY) &&
  2458. (buffer->next_element_to_fill > 0)) {
  2459. atomic_set(&buffer->state,
  2460. QETH_QDIO_BUF_PRIMED);
  2461. flush_count++;
  2462. queue->next_buf_to_fill =
  2463. (queue->next_buf_to_fill + 1) %
  2464. QDIO_MAX_BUFFERS_PER_Q;
  2465. }
  2466. }
  2467. }
  2468. return flush_count;
  2469. }
  2470. /*
  2471. * Called to flush a packing buffer if no more pci flags are on the queue.
  2472. * Checks if there is a packing buffer and prepares it to be flushed.
  2473. * In that case returns 1, otherwise zero.
  2474. */
  2475. static int qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2476. {
  2477. struct qeth_qdio_out_buffer *buffer;
  2478. buffer = &queue->bufs[queue->next_buf_to_fill];
  2479. if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2480. (buffer->next_element_to_fill > 0)) {
  2481. /* it's a packing buffer */
  2482. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2483. queue->next_buf_to_fill =
  2484. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2485. return 1;
  2486. }
  2487. return 0;
  2488. }
  2489. static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int index,
  2490. int count)
  2491. {
  2492. struct qeth_qdio_out_buffer *buf;
  2493. int rc;
  2494. int i;
  2495. unsigned int qdio_flags;
  2496. for (i = index; i < index + count; ++i) {
  2497. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2498. buf->buffer->element[buf->next_element_to_fill - 1].flags |=
  2499. SBAL_FLAGS_LAST_ENTRY;
  2500. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2501. continue;
  2502. if (!queue->do_pack) {
  2503. if ((atomic_read(&queue->used_buffers) >=
  2504. (QETH_HIGH_WATERMARK_PACK -
  2505. QETH_WATERMARK_PACK_FUZZ)) &&
  2506. !atomic_read(&queue->set_pci_flags_count)) {
  2507. /* it's likely that we'll go to packing
  2508. * mode soon */
  2509. atomic_inc(&queue->set_pci_flags_count);
  2510. buf->buffer->element[0].flags |= 0x40;
  2511. }
  2512. } else {
  2513. if (!atomic_read(&queue->set_pci_flags_count)) {
  2514. /*
  2515. * there's no outstanding PCI any more, so we
  2516. * have to request a PCI to be sure the the PCI
  2517. * will wake at some time in the future then we
  2518. * can flush packed buffers that might still be
  2519. * hanging around, which can happen if no
  2520. * further send was requested by the stack
  2521. */
  2522. atomic_inc(&queue->set_pci_flags_count);
  2523. buf->buffer->element[0].flags |= 0x40;
  2524. }
  2525. }
  2526. }
  2527. queue->card->dev->trans_start = jiffies;
  2528. if (queue->card->options.performance_stats) {
  2529. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2530. queue->card->perf_stats.outbound_do_qdio_start_time =
  2531. qeth_get_micros();
  2532. }
  2533. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2534. if (atomic_read(&queue->set_pci_flags_count))
  2535. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2536. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2537. queue->queue_no, index, count);
  2538. if (queue->card->options.performance_stats)
  2539. queue->card->perf_stats.outbound_do_qdio_time +=
  2540. qeth_get_micros() -
  2541. queue->card->perf_stats.outbound_do_qdio_start_time;
  2542. if (rc) {
  2543. QETH_DBF_TEXT(TRACE, 2, "flushbuf");
  2544. QETH_DBF_TEXT_(TRACE, 2, " err%d", rc);
  2545. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_DDEV_ID(queue->card));
  2546. queue->card->stats.tx_errors += count;
  2547. /* this must not happen under normal circumstances. if it
  2548. * happens something is really wrong -> recover */
  2549. qeth_schedule_recovery(queue->card);
  2550. return;
  2551. }
  2552. atomic_add(count, &queue->used_buffers);
  2553. if (queue->card->options.performance_stats)
  2554. queue->card->perf_stats.bufs_sent += count;
  2555. }
  2556. static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2557. {
  2558. int index;
  2559. int flush_cnt = 0;
  2560. int q_was_packing = 0;
  2561. /*
  2562. * check if weed have to switch to non-packing mode or if
  2563. * we have to get a pci flag out on the queue
  2564. */
  2565. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2566. !atomic_read(&queue->set_pci_flags_count)) {
  2567. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2568. QETH_OUT_Q_UNLOCKED) {
  2569. /*
  2570. * If we get in here, there was no action in
  2571. * do_send_packet. So, we check if there is a
  2572. * packing buffer to be flushed here.
  2573. */
  2574. netif_stop_queue(queue->card->dev);
  2575. index = queue->next_buf_to_fill;
  2576. q_was_packing = queue->do_pack;
  2577. /* queue->do_pack may change */
  2578. barrier();
  2579. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2580. if (!flush_cnt &&
  2581. !atomic_read(&queue->set_pci_flags_count))
  2582. flush_cnt +=
  2583. qeth_flush_buffers_on_no_pci(queue);
  2584. if (queue->card->options.performance_stats &&
  2585. q_was_packing)
  2586. queue->card->perf_stats.bufs_sent_pack +=
  2587. flush_cnt;
  2588. if (flush_cnt)
  2589. qeth_flush_buffers(queue, index, flush_cnt);
  2590. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2591. }
  2592. }
  2593. }
  2594. void qeth_qdio_output_handler(struct ccw_device *ccwdev,
  2595. unsigned int qdio_error, int __queue, int first_element,
  2596. int count, unsigned long card_ptr)
  2597. {
  2598. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2599. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2600. struct qeth_qdio_out_buffer *buffer;
  2601. int i;
  2602. QETH_DBF_TEXT(TRACE, 6, "qdouhdl");
  2603. if (qdio_error & QDIO_ERROR_ACTIVATE_CHECK_CONDITION) {
  2604. QETH_DBF_TEXT(TRACE, 2, "achkcond");
  2605. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_BUS_ID(card));
  2606. netif_stop_queue(card->dev);
  2607. qeth_schedule_recovery(card);
  2608. return;
  2609. }
  2610. if (card->options.performance_stats) {
  2611. card->perf_stats.outbound_handler_cnt++;
  2612. card->perf_stats.outbound_handler_start_time =
  2613. qeth_get_micros();
  2614. }
  2615. for (i = first_element; i < (first_element + count); ++i) {
  2616. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2617. /*we only handle the KICK_IT error by doing a recovery */
  2618. if (qeth_handle_send_error(card, buffer, qdio_error)
  2619. == QETH_SEND_ERROR_KICK_IT){
  2620. netif_stop_queue(card->dev);
  2621. qeth_schedule_recovery(card);
  2622. return;
  2623. }
  2624. qeth_clear_output_buffer(queue, buffer);
  2625. }
  2626. atomic_sub(count, &queue->used_buffers);
  2627. /* check if we need to do something on this outbound queue */
  2628. if (card->info.type != QETH_CARD_TYPE_IQD)
  2629. qeth_check_outbound_queue(queue);
  2630. netif_wake_queue(queue->card->dev);
  2631. if (card->options.performance_stats)
  2632. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2633. card->perf_stats.outbound_handler_start_time;
  2634. }
  2635. EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
  2636. int qeth_get_cast_type(struct qeth_card *card, struct sk_buff *skb)
  2637. {
  2638. int cast_type = RTN_UNSPEC;
  2639. if (card->info.type == QETH_CARD_TYPE_OSN)
  2640. return cast_type;
  2641. if (skb->dst && skb->dst->neighbour) {
  2642. cast_type = skb->dst->neighbour->type;
  2643. if ((cast_type == RTN_BROADCAST) ||
  2644. (cast_type == RTN_MULTICAST) ||
  2645. (cast_type == RTN_ANYCAST))
  2646. return cast_type;
  2647. else
  2648. return RTN_UNSPEC;
  2649. }
  2650. /* try something else */
  2651. if (skb->protocol == ETH_P_IPV6)
  2652. return (skb_network_header(skb)[24] == 0xff) ?
  2653. RTN_MULTICAST : 0;
  2654. else if (skb->protocol == ETH_P_IP)
  2655. return ((skb_network_header(skb)[16] & 0xf0) == 0xe0) ?
  2656. RTN_MULTICAST : 0;
  2657. /* ... */
  2658. if (!memcmp(skb->data, skb->dev->broadcast, 6))
  2659. return RTN_BROADCAST;
  2660. else {
  2661. u16 hdr_mac;
  2662. hdr_mac = *((u16 *)skb->data);
  2663. /* tr multicast? */
  2664. switch (card->info.link_type) {
  2665. case QETH_LINK_TYPE_HSTR:
  2666. case QETH_LINK_TYPE_LANE_TR:
  2667. if ((hdr_mac == QETH_TR_MAC_NC) ||
  2668. (hdr_mac == QETH_TR_MAC_C))
  2669. return RTN_MULTICAST;
  2670. break;
  2671. /* eth or so multicast? */
  2672. default:
  2673. if ((hdr_mac == QETH_ETH_MAC_V4) ||
  2674. (hdr_mac == QETH_ETH_MAC_V6))
  2675. return RTN_MULTICAST;
  2676. }
  2677. }
  2678. return cast_type;
  2679. }
  2680. EXPORT_SYMBOL_GPL(qeth_get_cast_type);
  2681. int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  2682. int ipv, int cast_type)
  2683. {
  2684. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSAE))
  2685. return card->qdio.default_out_queue;
  2686. switch (card->qdio.no_out_queues) {
  2687. case 4:
  2688. if (cast_type && card->info.is_multicast_different)
  2689. return card->info.is_multicast_different &
  2690. (card->qdio.no_out_queues - 1);
  2691. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  2692. const u8 tos = ip_hdr(skb)->tos;
  2693. if (card->qdio.do_prio_queueing ==
  2694. QETH_PRIO_Q_ING_TOS) {
  2695. if (tos & IP_TOS_NOTIMPORTANT)
  2696. return 3;
  2697. if (tos & IP_TOS_HIGHRELIABILITY)
  2698. return 2;
  2699. if (tos & IP_TOS_HIGHTHROUGHPUT)
  2700. return 1;
  2701. if (tos & IP_TOS_LOWDELAY)
  2702. return 0;
  2703. }
  2704. if (card->qdio.do_prio_queueing ==
  2705. QETH_PRIO_Q_ING_PREC)
  2706. return 3 - (tos >> 6);
  2707. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  2708. /* TODO: IPv6!!! */
  2709. }
  2710. return card->qdio.default_out_queue;
  2711. case 1: /* fallthrough for single-out-queue 1920-device */
  2712. default:
  2713. return card->qdio.default_out_queue;
  2714. }
  2715. }
  2716. EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
  2717. int qeth_get_elements_no(struct qeth_card *card, void *hdr,
  2718. struct sk_buff *skb, int elems)
  2719. {
  2720. int elements_needed = 0;
  2721. if (skb_shinfo(skb)->nr_frags > 0)
  2722. elements_needed = (skb_shinfo(skb)->nr_frags + 1);
  2723. if (elements_needed == 0)
  2724. elements_needed = 1 + (((((unsigned long) skb->data) %
  2725. PAGE_SIZE) + skb->len) >> PAGE_SHIFT);
  2726. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
  2727. QETH_DBF_MESSAGE(2, "Invalid size of IP packet "
  2728. "(Number=%d / Length=%d). Discarded.\n",
  2729. (elements_needed+elems), skb->len);
  2730. return 0;
  2731. }
  2732. return elements_needed;
  2733. }
  2734. EXPORT_SYMBOL_GPL(qeth_get_elements_no);
  2735. static inline void __qeth_fill_buffer(struct sk_buff *skb,
  2736. struct qdio_buffer *buffer, int is_tso, int *next_element_to_fill,
  2737. int offset)
  2738. {
  2739. int length = skb->len;
  2740. int length_here;
  2741. int element;
  2742. char *data;
  2743. int first_lap ;
  2744. element = *next_element_to_fill;
  2745. data = skb->data;
  2746. first_lap = (is_tso == 0 ? 1 : 0);
  2747. if (offset >= 0) {
  2748. data = skb->data + offset;
  2749. length -= offset;
  2750. first_lap = 0;
  2751. }
  2752. while (length > 0) {
  2753. /* length_here is the remaining amount of data in this page */
  2754. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  2755. if (length < length_here)
  2756. length_here = length;
  2757. buffer->element[element].addr = data;
  2758. buffer->element[element].length = length_here;
  2759. length -= length_here;
  2760. if (!length) {
  2761. if (first_lap)
  2762. buffer->element[element].flags = 0;
  2763. else
  2764. buffer->element[element].flags =
  2765. SBAL_FLAGS_LAST_FRAG;
  2766. } else {
  2767. if (first_lap)
  2768. buffer->element[element].flags =
  2769. SBAL_FLAGS_FIRST_FRAG;
  2770. else
  2771. buffer->element[element].flags =
  2772. SBAL_FLAGS_MIDDLE_FRAG;
  2773. }
  2774. data += length_here;
  2775. element++;
  2776. first_lap = 0;
  2777. }
  2778. *next_element_to_fill = element;
  2779. }
  2780. static inline int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  2781. struct qeth_qdio_out_buffer *buf, struct sk_buff *skb,
  2782. struct qeth_hdr *hdr, int offset, int hd_len)
  2783. {
  2784. struct qdio_buffer *buffer;
  2785. int flush_cnt = 0, hdr_len, large_send = 0;
  2786. buffer = buf->buffer;
  2787. atomic_inc(&skb->users);
  2788. skb_queue_tail(&buf->skb_list, skb);
  2789. /*check first on TSO ....*/
  2790. if (hdr->hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  2791. int element = buf->next_element_to_fill;
  2792. hdr_len = sizeof(struct qeth_hdr_tso) +
  2793. ((struct qeth_hdr_tso *)hdr)->ext.dg_hdr_len;
  2794. /*fill first buffer entry only with header information */
  2795. buffer->element[element].addr = skb->data;
  2796. buffer->element[element].length = hdr_len;
  2797. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  2798. buf->next_element_to_fill++;
  2799. skb->data += hdr_len;
  2800. skb->len -= hdr_len;
  2801. large_send = 1;
  2802. }
  2803. if (offset >= 0) {
  2804. int element = buf->next_element_to_fill;
  2805. buffer->element[element].addr = hdr;
  2806. buffer->element[element].length = sizeof(struct qeth_hdr) +
  2807. hd_len;
  2808. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  2809. buf->is_header[element] = 1;
  2810. buf->next_element_to_fill++;
  2811. }
  2812. if (skb_shinfo(skb)->nr_frags == 0)
  2813. __qeth_fill_buffer(skb, buffer, large_send,
  2814. (int *)&buf->next_element_to_fill, offset);
  2815. else
  2816. __qeth_fill_buffer_frag(skb, buffer, large_send,
  2817. (int *)&buf->next_element_to_fill);
  2818. if (!queue->do_pack) {
  2819. QETH_DBF_TEXT(TRACE, 6, "fillbfnp");
  2820. /* set state to PRIMED -> will be flushed */
  2821. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  2822. flush_cnt = 1;
  2823. } else {
  2824. QETH_DBF_TEXT(TRACE, 6, "fillbfpa");
  2825. if (queue->card->options.performance_stats)
  2826. queue->card->perf_stats.skbs_sent_pack++;
  2827. if (buf->next_element_to_fill >=
  2828. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  2829. /*
  2830. * packed buffer if full -> set state PRIMED
  2831. * -> will be flushed
  2832. */
  2833. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  2834. flush_cnt = 1;
  2835. }
  2836. }
  2837. return flush_cnt;
  2838. }
  2839. int qeth_do_send_packet_fast(struct qeth_card *card,
  2840. struct qeth_qdio_out_q *queue, struct sk_buff *skb,
  2841. struct qeth_hdr *hdr, int elements_needed,
  2842. struct qeth_eddp_context *ctx, int offset, int hd_len)
  2843. {
  2844. struct qeth_qdio_out_buffer *buffer;
  2845. int buffers_needed = 0;
  2846. int flush_cnt = 0;
  2847. int index;
  2848. /* spin until we get the queue ... */
  2849. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  2850. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  2851. /* ... now we've got the queue */
  2852. index = queue->next_buf_to_fill;
  2853. buffer = &queue->bufs[queue->next_buf_to_fill];
  2854. /*
  2855. * check if buffer is empty to make sure that we do not 'overtake'
  2856. * ourselves and try to fill a buffer that is already primed
  2857. */
  2858. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  2859. goto out;
  2860. if (ctx == NULL)
  2861. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  2862. QDIO_MAX_BUFFERS_PER_Q;
  2863. else {
  2864. buffers_needed = qeth_eddp_check_buffers_for_context(queue,
  2865. ctx);
  2866. if (buffers_needed < 0)
  2867. goto out;
  2868. queue->next_buf_to_fill =
  2869. (queue->next_buf_to_fill + buffers_needed) %
  2870. QDIO_MAX_BUFFERS_PER_Q;
  2871. }
  2872. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2873. if (ctx == NULL) {
  2874. qeth_fill_buffer(queue, buffer, skb, hdr, offset, hd_len);
  2875. qeth_flush_buffers(queue, index, 1);
  2876. } else {
  2877. flush_cnt = qeth_eddp_fill_buffer(queue, ctx, index);
  2878. WARN_ON(buffers_needed != flush_cnt);
  2879. qeth_flush_buffers(queue, index, flush_cnt);
  2880. }
  2881. return 0;
  2882. out:
  2883. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2884. return -EBUSY;
  2885. }
  2886. EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
  2887. int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  2888. struct sk_buff *skb, struct qeth_hdr *hdr,
  2889. int elements_needed, struct qeth_eddp_context *ctx)
  2890. {
  2891. struct qeth_qdio_out_buffer *buffer;
  2892. int start_index;
  2893. int flush_count = 0;
  2894. int do_pack = 0;
  2895. int tmp;
  2896. int rc = 0;
  2897. /* spin until we get the queue ... */
  2898. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  2899. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  2900. start_index = queue->next_buf_to_fill;
  2901. buffer = &queue->bufs[queue->next_buf_to_fill];
  2902. /*
  2903. * check if buffer is empty to make sure that we do not 'overtake'
  2904. * ourselves and try to fill a buffer that is already primed
  2905. */
  2906. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  2907. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2908. return -EBUSY;
  2909. }
  2910. /* check if we need to switch packing state of this queue */
  2911. qeth_switch_to_packing_if_needed(queue);
  2912. if (queue->do_pack) {
  2913. do_pack = 1;
  2914. if (ctx == NULL) {
  2915. /* does packet fit in current buffer? */
  2916. if ((QETH_MAX_BUFFER_ELEMENTS(card) -
  2917. buffer->next_element_to_fill) < elements_needed) {
  2918. /* ... no -> set state PRIMED */
  2919. atomic_set(&buffer->state,
  2920. QETH_QDIO_BUF_PRIMED);
  2921. flush_count++;
  2922. queue->next_buf_to_fill =
  2923. (queue->next_buf_to_fill + 1) %
  2924. QDIO_MAX_BUFFERS_PER_Q;
  2925. buffer = &queue->bufs[queue->next_buf_to_fill];
  2926. /* we did a step forward, so check buffer state
  2927. * again */
  2928. if (atomic_read(&buffer->state) !=
  2929. QETH_QDIO_BUF_EMPTY){
  2930. qeth_flush_buffers(queue, start_index,
  2931. flush_count);
  2932. atomic_set(&queue->state,
  2933. QETH_OUT_Q_UNLOCKED);
  2934. return -EBUSY;
  2935. }
  2936. }
  2937. } else {
  2938. /* check if we have enough elements (including following
  2939. * free buffers) to handle eddp context */
  2940. if (qeth_eddp_check_buffers_for_context(queue, ctx)
  2941. < 0) {
  2942. rc = -EBUSY;
  2943. goto out;
  2944. }
  2945. }
  2946. }
  2947. if (ctx == NULL)
  2948. tmp = qeth_fill_buffer(queue, buffer, skb, hdr, -1, 0);
  2949. else {
  2950. tmp = qeth_eddp_fill_buffer(queue, ctx,
  2951. queue->next_buf_to_fill);
  2952. if (tmp < 0) {
  2953. rc = -EBUSY;
  2954. goto out;
  2955. }
  2956. }
  2957. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  2958. QDIO_MAX_BUFFERS_PER_Q;
  2959. flush_count += tmp;
  2960. out:
  2961. if (flush_count)
  2962. qeth_flush_buffers(queue, start_index, flush_count);
  2963. else if (!atomic_read(&queue->set_pci_flags_count))
  2964. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  2965. /*
  2966. * queue->state will go from LOCKED -> UNLOCKED or from
  2967. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  2968. * (switch packing state or flush buffer to get another pci flag out).
  2969. * In that case we will enter this loop
  2970. */
  2971. while (atomic_dec_return(&queue->state)) {
  2972. flush_count = 0;
  2973. start_index = queue->next_buf_to_fill;
  2974. /* check if we can go back to non-packing state */
  2975. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  2976. /*
  2977. * check if we need to flush a packing buffer to get a pci
  2978. * flag out on the queue
  2979. */
  2980. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  2981. flush_count += qeth_flush_buffers_on_no_pci(queue);
  2982. if (flush_count)
  2983. qeth_flush_buffers(queue, start_index, flush_count);
  2984. }
  2985. /* at this point the queue is UNLOCKED again */
  2986. if (queue->card->options.performance_stats && do_pack)
  2987. queue->card->perf_stats.bufs_sent_pack += flush_count;
  2988. return rc;
  2989. }
  2990. EXPORT_SYMBOL_GPL(qeth_do_send_packet);
  2991. static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  2992. struct qeth_reply *reply, unsigned long data)
  2993. {
  2994. struct qeth_ipa_cmd *cmd;
  2995. struct qeth_ipacmd_setadpparms *setparms;
  2996. QETH_DBF_TEXT(TRACE, 4, "prmadpcb");
  2997. cmd = (struct qeth_ipa_cmd *) data;
  2998. setparms = &(cmd->data.setadapterparms);
  2999. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  3000. if (cmd->hdr.return_code) {
  3001. QETH_DBF_TEXT_(TRACE, 4, "prmrc%2.2x", cmd->hdr.return_code);
  3002. setparms->data.mode = SET_PROMISC_MODE_OFF;
  3003. }
  3004. card->info.promisc_mode = setparms->data.mode;
  3005. return 0;
  3006. }
  3007. void qeth_setadp_promisc_mode(struct qeth_card *card)
  3008. {
  3009. enum qeth_ipa_promisc_modes mode;
  3010. struct net_device *dev = card->dev;
  3011. struct qeth_cmd_buffer *iob;
  3012. struct qeth_ipa_cmd *cmd;
  3013. QETH_DBF_TEXT(TRACE, 4, "setprom");
  3014. if (((dev->flags & IFF_PROMISC) &&
  3015. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  3016. (!(dev->flags & IFF_PROMISC) &&
  3017. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  3018. return;
  3019. mode = SET_PROMISC_MODE_OFF;
  3020. if (dev->flags & IFF_PROMISC)
  3021. mode = SET_PROMISC_MODE_ON;
  3022. QETH_DBF_TEXT_(TRACE, 4, "mode:%x", mode);
  3023. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  3024. sizeof(struct qeth_ipacmd_setadpparms));
  3025. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  3026. cmd->data.setadapterparms.data.mode = mode;
  3027. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  3028. }
  3029. EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
  3030. int qeth_change_mtu(struct net_device *dev, int new_mtu)
  3031. {
  3032. struct qeth_card *card;
  3033. char dbf_text[15];
  3034. card = dev->ml_priv;
  3035. QETH_DBF_TEXT(TRACE, 4, "chgmtu");
  3036. sprintf(dbf_text, "%8x", new_mtu);
  3037. QETH_DBF_TEXT(TRACE, 4, dbf_text);
  3038. if (new_mtu < 64)
  3039. return -EINVAL;
  3040. if (new_mtu > 65535)
  3041. return -EINVAL;
  3042. if ((!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) &&
  3043. (!qeth_mtu_is_valid(card, new_mtu)))
  3044. return -EINVAL;
  3045. dev->mtu = new_mtu;
  3046. return 0;
  3047. }
  3048. EXPORT_SYMBOL_GPL(qeth_change_mtu);
  3049. struct net_device_stats *qeth_get_stats(struct net_device *dev)
  3050. {
  3051. struct qeth_card *card;
  3052. card = dev->ml_priv;
  3053. QETH_DBF_TEXT(TRACE, 5, "getstat");
  3054. return &card->stats;
  3055. }
  3056. EXPORT_SYMBOL_GPL(qeth_get_stats);
  3057. static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  3058. struct qeth_reply *reply, unsigned long data)
  3059. {
  3060. struct qeth_ipa_cmd *cmd;
  3061. QETH_DBF_TEXT(TRACE, 4, "chgmaccb");
  3062. cmd = (struct qeth_ipa_cmd *) data;
  3063. if (!card->options.layer2 ||
  3064. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  3065. memcpy(card->dev->dev_addr,
  3066. &cmd->data.setadapterparms.data.change_addr.addr,
  3067. OSA_ADDR_LEN);
  3068. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  3069. }
  3070. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3071. return 0;
  3072. }
  3073. int qeth_setadpparms_change_macaddr(struct qeth_card *card)
  3074. {
  3075. int rc;
  3076. struct qeth_cmd_buffer *iob;
  3077. struct qeth_ipa_cmd *cmd;
  3078. QETH_DBF_TEXT(TRACE, 4, "chgmac");
  3079. iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  3080. sizeof(struct qeth_ipacmd_setadpparms));
  3081. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3082. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  3083. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  3084. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  3085. card->dev->dev_addr, OSA_ADDR_LEN);
  3086. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  3087. NULL);
  3088. return rc;
  3089. }
  3090. EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
  3091. void qeth_tx_timeout(struct net_device *dev)
  3092. {
  3093. struct qeth_card *card;
  3094. card = dev->ml_priv;
  3095. card->stats.tx_errors++;
  3096. qeth_schedule_recovery(card);
  3097. }
  3098. EXPORT_SYMBOL_GPL(qeth_tx_timeout);
  3099. int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  3100. {
  3101. struct qeth_card *card = dev->ml_priv;
  3102. int rc = 0;
  3103. switch (regnum) {
  3104. case MII_BMCR: /* Basic mode control register */
  3105. rc = BMCR_FULLDPLX;
  3106. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
  3107. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  3108. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  3109. rc |= BMCR_SPEED100;
  3110. break;
  3111. case MII_BMSR: /* Basic mode status register */
  3112. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  3113. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  3114. BMSR_100BASE4;
  3115. break;
  3116. case MII_PHYSID1: /* PHYS ID 1 */
  3117. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  3118. dev->dev_addr[2];
  3119. rc = (rc >> 5) & 0xFFFF;
  3120. break;
  3121. case MII_PHYSID2: /* PHYS ID 2 */
  3122. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  3123. break;
  3124. case MII_ADVERTISE: /* Advertisement control reg */
  3125. rc = ADVERTISE_ALL;
  3126. break;
  3127. case MII_LPA: /* Link partner ability reg */
  3128. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  3129. LPA_100BASE4 | LPA_LPACK;
  3130. break;
  3131. case MII_EXPANSION: /* Expansion register */
  3132. break;
  3133. case MII_DCOUNTER: /* disconnect counter */
  3134. break;
  3135. case MII_FCSCOUNTER: /* false carrier counter */
  3136. break;
  3137. case MII_NWAYTEST: /* N-way auto-neg test register */
  3138. break;
  3139. case MII_RERRCOUNTER: /* rx error counter */
  3140. rc = card->stats.rx_errors;
  3141. break;
  3142. case MII_SREVISION: /* silicon revision */
  3143. break;
  3144. case MII_RESV1: /* reserved 1 */
  3145. break;
  3146. case MII_LBRERROR: /* loopback, rx, bypass error */
  3147. break;
  3148. case MII_PHYADDR: /* physical address */
  3149. break;
  3150. case MII_RESV2: /* reserved 2 */
  3151. break;
  3152. case MII_TPISTATUS: /* TPI status for 10mbps */
  3153. break;
  3154. case MII_NCONFIG: /* network interface config */
  3155. break;
  3156. default:
  3157. break;
  3158. }
  3159. return rc;
  3160. }
  3161. EXPORT_SYMBOL_GPL(qeth_mdio_read);
  3162. static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
  3163. struct qeth_cmd_buffer *iob, int len,
  3164. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  3165. unsigned long),
  3166. void *reply_param)
  3167. {
  3168. u16 s1, s2;
  3169. QETH_DBF_TEXT(TRACE, 4, "sendsnmp");
  3170. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  3171. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  3172. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3173. /* adjust PDU length fields in IPA_PDU_HEADER */
  3174. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  3175. s2 = (u32) len;
  3176. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  3177. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  3178. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  3179. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  3180. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  3181. reply_cb, reply_param);
  3182. }
  3183. static int qeth_snmp_command_cb(struct qeth_card *card,
  3184. struct qeth_reply *reply, unsigned long sdata)
  3185. {
  3186. struct qeth_ipa_cmd *cmd;
  3187. struct qeth_arp_query_info *qinfo;
  3188. struct qeth_snmp_cmd *snmp;
  3189. unsigned char *data;
  3190. __u16 data_len;
  3191. QETH_DBF_TEXT(TRACE, 3, "snpcmdcb");
  3192. cmd = (struct qeth_ipa_cmd *) sdata;
  3193. data = (unsigned char *)((char *)cmd - reply->offset);
  3194. qinfo = (struct qeth_arp_query_info *) reply->param;
  3195. snmp = &cmd->data.setadapterparms.data.snmp;
  3196. if (cmd->hdr.return_code) {
  3197. QETH_DBF_TEXT_(TRACE, 4, "scer1%i", cmd->hdr.return_code);
  3198. return 0;
  3199. }
  3200. if (cmd->data.setadapterparms.hdr.return_code) {
  3201. cmd->hdr.return_code =
  3202. cmd->data.setadapterparms.hdr.return_code;
  3203. QETH_DBF_TEXT_(TRACE, 4, "scer2%i", cmd->hdr.return_code);
  3204. return 0;
  3205. }
  3206. data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
  3207. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  3208. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  3209. else
  3210. data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
  3211. /* check if there is enough room in userspace */
  3212. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  3213. QETH_DBF_TEXT_(TRACE, 4, "scer3%i", -ENOMEM);
  3214. cmd->hdr.return_code = -ENOMEM;
  3215. return 0;
  3216. }
  3217. QETH_DBF_TEXT_(TRACE, 4, "snore%i",
  3218. cmd->data.setadapterparms.hdr.used_total);
  3219. QETH_DBF_TEXT_(TRACE, 4, "sseqn%i",
  3220. cmd->data.setadapterparms.hdr.seq_no);
  3221. /*copy entries to user buffer*/
  3222. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  3223. memcpy(qinfo->udata + qinfo->udata_offset,
  3224. (char *)snmp,
  3225. data_len + offsetof(struct qeth_snmp_cmd, data));
  3226. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  3227. } else {
  3228. memcpy(qinfo->udata + qinfo->udata_offset,
  3229. (char *)&snmp->request, data_len);
  3230. }
  3231. qinfo->udata_offset += data_len;
  3232. /* check if all replies received ... */
  3233. QETH_DBF_TEXT_(TRACE, 4, "srtot%i",
  3234. cmd->data.setadapterparms.hdr.used_total);
  3235. QETH_DBF_TEXT_(TRACE, 4, "srseq%i",
  3236. cmd->data.setadapterparms.hdr.seq_no);
  3237. if (cmd->data.setadapterparms.hdr.seq_no <
  3238. cmd->data.setadapterparms.hdr.used_total)
  3239. return 1;
  3240. return 0;
  3241. }
  3242. int qeth_snmp_command(struct qeth_card *card, char __user *udata)
  3243. {
  3244. struct qeth_cmd_buffer *iob;
  3245. struct qeth_ipa_cmd *cmd;
  3246. struct qeth_snmp_ureq *ureq;
  3247. int req_len;
  3248. struct qeth_arp_query_info qinfo = {0, };
  3249. int rc = 0;
  3250. QETH_DBF_TEXT(TRACE, 3, "snmpcmd");
  3251. if (card->info.guestlan)
  3252. return -EOPNOTSUPP;
  3253. if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
  3254. (!card->options.layer2)) {
  3255. return -EOPNOTSUPP;
  3256. }
  3257. /* skip 4 bytes (data_len struct member) to get req_len */
  3258. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  3259. return -EFAULT;
  3260. ureq = kmalloc(req_len+sizeof(struct qeth_snmp_ureq_hdr), GFP_KERNEL);
  3261. if (!ureq) {
  3262. QETH_DBF_TEXT(TRACE, 2, "snmpnome");
  3263. return -ENOMEM;
  3264. }
  3265. if (copy_from_user(ureq, udata,
  3266. req_len + sizeof(struct qeth_snmp_ureq_hdr))) {
  3267. kfree(ureq);
  3268. return -EFAULT;
  3269. }
  3270. qinfo.udata_len = ureq->hdr.data_len;
  3271. qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
  3272. if (!qinfo.udata) {
  3273. kfree(ureq);
  3274. return -ENOMEM;
  3275. }
  3276. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  3277. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  3278. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  3279. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3280. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  3281. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  3282. qeth_snmp_command_cb, (void *)&qinfo);
  3283. if (rc)
  3284. QETH_DBF_MESSAGE(2, "SNMP command failed on %s: (0x%x)\n",
  3285. QETH_CARD_IFNAME(card), rc);
  3286. else {
  3287. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  3288. rc = -EFAULT;
  3289. }
  3290. kfree(ureq);
  3291. kfree(qinfo.udata);
  3292. return rc;
  3293. }
  3294. EXPORT_SYMBOL_GPL(qeth_snmp_command);
  3295. static inline int qeth_get_qdio_q_format(struct qeth_card *card)
  3296. {
  3297. switch (card->info.type) {
  3298. case QETH_CARD_TYPE_IQD:
  3299. return 2;
  3300. default:
  3301. return 0;
  3302. }
  3303. }
  3304. static int qeth_qdio_establish(struct qeth_card *card)
  3305. {
  3306. struct qdio_initialize init_data;
  3307. char *qib_param_field;
  3308. struct qdio_buffer **in_sbal_ptrs;
  3309. struct qdio_buffer **out_sbal_ptrs;
  3310. int i, j, k;
  3311. int rc = 0;
  3312. QETH_DBF_TEXT(SETUP, 2, "qdioest");
  3313. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3314. GFP_KERNEL);
  3315. if (!qib_param_field)
  3316. return -ENOMEM;
  3317. qeth_create_qib_param_field(card, qib_param_field);
  3318. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3319. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3320. GFP_KERNEL);
  3321. if (!in_sbal_ptrs) {
  3322. kfree(qib_param_field);
  3323. return -ENOMEM;
  3324. }
  3325. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3326. in_sbal_ptrs[i] = (struct qdio_buffer *)
  3327. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  3328. out_sbal_ptrs =
  3329. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  3330. sizeof(void *), GFP_KERNEL);
  3331. if (!out_sbal_ptrs) {
  3332. kfree(in_sbal_ptrs);
  3333. kfree(qib_param_field);
  3334. return -ENOMEM;
  3335. }
  3336. for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3337. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
  3338. out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
  3339. card->qdio.out_qs[i]->bufs[j].buffer);
  3340. }
  3341. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3342. init_data.cdev = CARD_DDEV(card);
  3343. init_data.q_format = qeth_get_qdio_q_format(card);
  3344. init_data.qib_param_field_format = 0;
  3345. init_data.qib_param_field = qib_param_field;
  3346. init_data.no_input_qs = 1;
  3347. init_data.no_output_qs = card->qdio.no_out_queues;
  3348. init_data.input_handler = card->discipline.input_handler;
  3349. init_data.output_handler = card->discipline.output_handler;
  3350. init_data.int_parm = (unsigned long) card;
  3351. init_data.flags = QDIO_INBOUND_0COPY_SBALS |
  3352. QDIO_OUTBOUND_0COPY_SBALS |
  3353. QDIO_USE_OUTBOUND_PCIS;
  3354. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3355. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3356. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  3357. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
  3358. rc = qdio_initialize(&init_data);
  3359. if (rc)
  3360. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3361. }
  3362. kfree(out_sbal_ptrs);
  3363. kfree(in_sbal_ptrs);
  3364. kfree(qib_param_field);
  3365. return rc;
  3366. }
  3367. static void qeth_core_free_card(struct qeth_card *card)
  3368. {
  3369. QETH_DBF_TEXT(SETUP, 2, "freecrd");
  3370. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  3371. qeth_clean_channel(&card->read);
  3372. qeth_clean_channel(&card->write);
  3373. if (card->dev)
  3374. free_netdev(card->dev);
  3375. kfree(card->ip_tbd_list);
  3376. qeth_free_qdio_buffers(card);
  3377. unregister_service_level(&card->qeth_service_level);
  3378. kfree(card);
  3379. }
  3380. static struct ccw_device_id qeth_ids[] = {
  3381. {CCW_DEVICE(0x1731, 0x01), .driver_info = QETH_CARD_TYPE_OSAE},
  3382. {CCW_DEVICE(0x1731, 0x05), .driver_info = QETH_CARD_TYPE_IQD},
  3383. {CCW_DEVICE(0x1731, 0x06), .driver_info = QETH_CARD_TYPE_OSN},
  3384. {},
  3385. };
  3386. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  3387. static struct ccw_driver qeth_ccw_driver = {
  3388. .name = "qeth",
  3389. .ids = qeth_ids,
  3390. .probe = ccwgroup_probe_ccwdev,
  3391. .remove = ccwgroup_remove_ccwdev,
  3392. };
  3393. static int qeth_core_driver_group(const char *buf, struct device *root_dev,
  3394. unsigned long driver_id)
  3395. {
  3396. return ccwgroup_create_from_string(root_dev, driver_id,
  3397. &qeth_ccw_driver, 3, buf);
  3398. }
  3399. int qeth_core_hardsetup_card(struct qeth_card *card)
  3400. {
  3401. struct qdio_ssqd_desc *ssqd;
  3402. int retries = 3;
  3403. int mpno = 0;
  3404. int rc;
  3405. QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
  3406. atomic_set(&card->force_alloc_skb, 0);
  3407. retry:
  3408. if (retries < 3) {
  3409. QETH_DBF_MESSAGE(2, "%s Retrying to do IDX activates.\n",
  3410. dev_name(&card->gdev->dev));
  3411. ccw_device_set_offline(CARD_DDEV(card));
  3412. ccw_device_set_offline(CARD_WDEV(card));
  3413. ccw_device_set_offline(CARD_RDEV(card));
  3414. ccw_device_set_online(CARD_RDEV(card));
  3415. ccw_device_set_online(CARD_WDEV(card));
  3416. ccw_device_set_online(CARD_DDEV(card));
  3417. }
  3418. rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  3419. if (rc == -ERESTARTSYS) {
  3420. QETH_DBF_TEXT(SETUP, 2, "break1");
  3421. return rc;
  3422. } else if (rc) {
  3423. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  3424. if (--retries < 0)
  3425. goto out;
  3426. else
  3427. goto retry;
  3428. }
  3429. rc = qeth_get_unitaddr(card);
  3430. if (rc) {
  3431. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  3432. return rc;
  3433. }
  3434. ssqd = kmalloc(sizeof(struct qdio_ssqd_desc), GFP_KERNEL);
  3435. if (!ssqd) {
  3436. rc = -ENOMEM;
  3437. goto out;
  3438. }
  3439. rc = qdio_get_ssqd_desc(CARD_DDEV(card), ssqd);
  3440. if (rc == 0)
  3441. mpno = ssqd->pcnt;
  3442. kfree(ssqd);
  3443. if (mpno)
  3444. mpno = min(mpno - 1, QETH_MAX_PORTNO);
  3445. if (card->info.portno > mpno) {
  3446. QETH_DBF_MESSAGE(2, "Device %s does not offer port number %d"
  3447. "\n.", CARD_BUS_ID(card), card->info.portno);
  3448. rc = -ENODEV;
  3449. goto out;
  3450. }
  3451. qeth_init_tokens(card);
  3452. qeth_init_func_level(card);
  3453. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  3454. if (rc == -ERESTARTSYS) {
  3455. QETH_DBF_TEXT(SETUP, 2, "break2");
  3456. return rc;
  3457. } else if (rc) {
  3458. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3459. if (--retries < 0)
  3460. goto out;
  3461. else
  3462. goto retry;
  3463. }
  3464. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  3465. if (rc == -ERESTARTSYS) {
  3466. QETH_DBF_TEXT(SETUP, 2, "break3");
  3467. return rc;
  3468. } else if (rc) {
  3469. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  3470. if (--retries < 0)
  3471. goto out;
  3472. else
  3473. goto retry;
  3474. }
  3475. rc = qeth_mpc_initialize(card);
  3476. if (rc) {
  3477. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  3478. goto out;
  3479. }
  3480. return 0;
  3481. out:
  3482. dev_warn(&card->gdev->dev, "The qeth device driver failed to recover "
  3483. "an error on the device\n");
  3484. QETH_DBF_MESSAGE(2, "%s Initialization in hardsetup failed! rc=%d\n",
  3485. dev_name(&card->gdev->dev), rc);
  3486. return rc;
  3487. }
  3488. EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
  3489. static inline int qeth_create_skb_frag(struct qdio_buffer_element *element,
  3490. struct sk_buff **pskb, int offset, int *pfrag, int data_len)
  3491. {
  3492. struct page *page = virt_to_page(element->addr);
  3493. if (*pskb == NULL) {
  3494. /* the upper protocol layers assume that there is data in the
  3495. * skb itself. Copy a small amount (64 bytes) to make them
  3496. * happy. */
  3497. *pskb = dev_alloc_skb(64 + ETH_HLEN);
  3498. if (!(*pskb))
  3499. return -ENOMEM;
  3500. skb_reserve(*pskb, ETH_HLEN);
  3501. if (data_len <= 64) {
  3502. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  3503. data_len);
  3504. } else {
  3505. get_page(page);
  3506. memcpy(skb_put(*pskb, 64), element->addr + offset, 64);
  3507. skb_fill_page_desc(*pskb, *pfrag, page, offset + 64,
  3508. data_len - 64);
  3509. (*pskb)->data_len += data_len - 64;
  3510. (*pskb)->len += data_len - 64;
  3511. (*pskb)->truesize += data_len - 64;
  3512. (*pfrag)++;
  3513. }
  3514. } else {
  3515. get_page(page);
  3516. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  3517. (*pskb)->data_len += data_len;
  3518. (*pskb)->len += data_len;
  3519. (*pskb)->truesize += data_len;
  3520. (*pfrag)++;
  3521. }
  3522. return 0;
  3523. }
  3524. struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
  3525. struct qdio_buffer *buffer,
  3526. struct qdio_buffer_element **__element, int *__offset,
  3527. struct qeth_hdr **hdr)
  3528. {
  3529. struct qdio_buffer_element *element = *__element;
  3530. int offset = *__offset;
  3531. struct sk_buff *skb = NULL;
  3532. int skb_len;
  3533. void *data_ptr;
  3534. int data_len;
  3535. int headroom = 0;
  3536. int use_rx_sg = 0;
  3537. int frag = 0;
  3538. /* qeth_hdr must not cross element boundaries */
  3539. if (element->length < offset + sizeof(struct qeth_hdr)) {
  3540. if (qeth_is_last_sbale(element))
  3541. return NULL;
  3542. element++;
  3543. offset = 0;
  3544. if (element->length < sizeof(struct qeth_hdr))
  3545. return NULL;
  3546. }
  3547. *hdr = element->addr + offset;
  3548. offset += sizeof(struct qeth_hdr);
  3549. if (card->options.layer2) {
  3550. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3551. skb_len = (*hdr)->hdr.osn.pdu_length;
  3552. headroom = sizeof(struct qeth_hdr);
  3553. } else {
  3554. skb_len = (*hdr)->hdr.l2.pkt_length;
  3555. }
  3556. } else {
  3557. skb_len = (*hdr)->hdr.l3.length;
  3558. if ((card->info.link_type == QETH_LINK_TYPE_LANE_TR) ||
  3559. (card->info.link_type == QETH_LINK_TYPE_HSTR))
  3560. headroom = TR_HLEN;
  3561. else
  3562. headroom = ETH_HLEN;
  3563. }
  3564. if (!skb_len)
  3565. return NULL;
  3566. if ((skb_len >= card->options.rx_sg_cb) &&
  3567. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  3568. (!atomic_read(&card->force_alloc_skb))) {
  3569. use_rx_sg = 1;
  3570. } else {
  3571. skb = dev_alloc_skb(skb_len + headroom);
  3572. if (!skb)
  3573. goto no_mem;
  3574. if (headroom)
  3575. skb_reserve(skb, headroom);
  3576. }
  3577. data_ptr = element->addr + offset;
  3578. while (skb_len) {
  3579. data_len = min(skb_len, (int)(element->length - offset));
  3580. if (data_len) {
  3581. if (use_rx_sg) {
  3582. if (qeth_create_skb_frag(element, &skb, offset,
  3583. &frag, data_len))
  3584. goto no_mem;
  3585. } else {
  3586. memcpy(skb_put(skb, data_len), data_ptr,
  3587. data_len);
  3588. }
  3589. }
  3590. skb_len -= data_len;
  3591. if (skb_len) {
  3592. if (qeth_is_last_sbale(element)) {
  3593. QETH_DBF_TEXT(TRACE, 4, "unexeob");
  3594. QETH_DBF_TEXT_(TRACE, 4, "%s",
  3595. CARD_BUS_ID(card));
  3596. QETH_DBF_TEXT(QERR, 2, "unexeob");
  3597. QETH_DBF_TEXT_(QERR, 2, "%s",
  3598. CARD_BUS_ID(card));
  3599. QETH_DBF_HEX(MISC, 4, buffer, sizeof(*buffer));
  3600. dev_kfree_skb_any(skb);
  3601. card->stats.rx_errors++;
  3602. return NULL;
  3603. }
  3604. element++;
  3605. offset = 0;
  3606. data_ptr = element->addr;
  3607. } else {
  3608. offset += data_len;
  3609. }
  3610. }
  3611. *__element = element;
  3612. *__offset = offset;
  3613. if (use_rx_sg && card->options.performance_stats) {
  3614. card->perf_stats.sg_skbs_rx++;
  3615. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  3616. }
  3617. return skb;
  3618. no_mem:
  3619. if (net_ratelimit()) {
  3620. QETH_DBF_TEXT(TRACE, 2, "noskbmem");
  3621. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_BUS_ID(card));
  3622. }
  3623. card->stats.rx_dropped++;
  3624. return NULL;
  3625. }
  3626. EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
  3627. static void qeth_unregister_dbf_views(void)
  3628. {
  3629. int x;
  3630. for (x = 0; x < QETH_DBF_INFOS; x++) {
  3631. debug_unregister(qeth_dbf[x].id);
  3632. qeth_dbf[x].id = NULL;
  3633. }
  3634. }
  3635. void qeth_dbf_longtext(enum qeth_dbf_names dbf_nix, int level, char *fmt, ...)
  3636. {
  3637. char dbf_txt_buf[32];
  3638. va_list args;
  3639. if (level > (qeth_dbf[dbf_nix].id)->level)
  3640. return;
  3641. va_start(args, fmt);
  3642. vsnprintf(dbf_txt_buf, sizeof(dbf_txt_buf), fmt, args);
  3643. va_end(args);
  3644. debug_text_event(qeth_dbf[dbf_nix].id, level, dbf_txt_buf);
  3645. }
  3646. EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
  3647. static int qeth_register_dbf_views(void)
  3648. {
  3649. int ret;
  3650. int x;
  3651. for (x = 0; x < QETH_DBF_INFOS; x++) {
  3652. /* register the areas */
  3653. qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
  3654. qeth_dbf[x].pages,
  3655. qeth_dbf[x].areas,
  3656. qeth_dbf[x].len);
  3657. if (qeth_dbf[x].id == NULL) {
  3658. qeth_unregister_dbf_views();
  3659. return -ENOMEM;
  3660. }
  3661. /* register a view */
  3662. ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
  3663. if (ret) {
  3664. qeth_unregister_dbf_views();
  3665. return ret;
  3666. }
  3667. /* set a passing level */
  3668. debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
  3669. }
  3670. return 0;
  3671. }
  3672. int qeth_core_load_discipline(struct qeth_card *card,
  3673. enum qeth_discipline_id discipline)
  3674. {
  3675. int rc = 0;
  3676. switch (discipline) {
  3677. case QETH_DISCIPLINE_LAYER3:
  3678. card->discipline.ccwgdriver = try_then_request_module(
  3679. symbol_get(qeth_l3_ccwgroup_driver),
  3680. "qeth_l3");
  3681. break;
  3682. case QETH_DISCIPLINE_LAYER2:
  3683. card->discipline.ccwgdriver = try_then_request_module(
  3684. symbol_get(qeth_l2_ccwgroup_driver),
  3685. "qeth_l2");
  3686. break;
  3687. }
  3688. if (!card->discipline.ccwgdriver) {
  3689. dev_err(&card->gdev->dev, "There is no kernel module to "
  3690. "support discipline %d\n", discipline);
  3691. rc = -EINVAL;
  3692. }
  3693. return rc;
  3694. }
  3695. void qeth_core_free_discipline(struct qeth_card *card)
  3696. {
  3697. if (card->options.layer2)
  3698. symbol_put(qeth_l2_ccwgroup_driver);
  3699. else
  3700. symbol_put(qeth_l3_ccwgroup_driver);
  3701. card->discipline.ccwgdriver = NULL;
  3702. }
  3703. static int qeth_core_probe_device(struct ccwgroup_device *gdev)
  3704. {
  3705. struct qeth_card *card;
  3706. struct device *dev;
  3707. int rc;
  3708. unsigned long flags;
  3709. QETH_DBF_TEXT(SETUP, 2, "probedev");
  3710. dev = &gdev->dev;
  3711. if (!get_device(dev))
  3712. return -ENODEV;
  3713. QETH_DBF_TEXT_(SETUP, 2, "%s", dev_name(&gdev->dev));
  3714. card = qeth_alloc_card();
  3715. if (!card) {
  3716. QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
  3717. rc = -ENOMEM;
  3718. goto err_dev;
  3719. }
  3720. card->read.ccwdev = gdev->cdev[0];
  3721. card->write.ccwdev = gdev->cdev[1];
  3722. card->data.ccwdev = gdev->cdev[2];
  3723. dev_set_drvdata(&gdev->dev, card);
  3724. card->gdev = gdev;
  3725. gdev->cdev[0]->handler = qeth_irq;
  3726. gdev->cdev[1]->handler = qeth_irq;
  3727. gdev->cdev[2]->handler = qeth_irq;
  3728. rc = qeth_determine_card_type(card);
  3729. if (rc) {
  3730. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3731. goto err_card;
  3732. }
  3733. rc = qeth_setup_card(card);
  3734. if (rc) {
  3735. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  3736. goto err_card;
  3737. }
  3738. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3739. rc = qeth_core_create_osn_attributes(dev);
  3740. if (rc)
  3741. goto err_card;
  3742. rc = qeth_core_load_discipline(card, QETH_DISCIPLINE_LAYER2);
  3743. if (rc) {
  3744. qeth_core_remove_osn_attributes(dev);
  3745. goto err_card;
  3746. }
  3747. rc = card->discipline.ccwgdriver->probe(card->gdev);
  3748. if (rc) {
  3749. qeth_core_free_discipline(card);
  3750. qeth_core_remove_osn_attributes(dev);
  3751. goto err_card;
  3752. }
  3753. } else {
  3754. rc = qeth_core_create_device_attributes(dev);
  3755. if (rc)
  3756. goto err_card;
  3757. }
  3758. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  3759. list_add_tail(&card->list, &qeth_core_card_list.list);
  3760. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  3761. return 0;
  3762. err_card:
  3763. qeth_core_free_card(card);
  3764. err_dev:
  3765. put_device(dev);
  3766. return rc;
  3767. }
  3768. static void qeth_core_remove_device(struct ccwgroup_device *gdev)
  3769. {
  3770. unsigned long flags;
  3771. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3772. QETH_DBF_TEXT(SETUP, 2, "removedv");
  3773. if (card->discipline.ccwgdriver) {
  3774. card->discipline.ccwgdriver->remove(gdev);
  3775. qeth_core_free_discipline(card);
  3776. }
  3777. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3778. qeth_core_remove_osn_attributes(&gdev->dev);
  3779. } else {
  3780. qeth_core_remove_device_attributes(&gdev->dev);
  3781. }
  3782. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  3783. list_del(&card->list);
  3784. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  3785. qeth_core_free_card(card);
  3786. dev_set_drvdata(&gdev->dev, NULL);
  3787. put_device(&gdev->dev);
  3788. return;
  3789. }
  3790. static int qeth_core_set_online(struct ccwgroup_device *gdev)
  3791. {
  3792. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3793. int rc = 0;
  3794. int def_discipline;
  3795. if (!card->discipline.ccwgdriver) {
  3796. if (card->info.type == QETH_CARD_TYPE_IQD)
  3797. def_discipline = QETH_DISCIPLINE_LAYER3;
  3798. else
  3799. def_discipline = QETH_DISCIPLINE_LAYER2;
  3800. rc = qeth_core_load_discipline(card, def_discipline);
  3801. if (rc)
  3802. goto err;
  3803. rc = card->discipline.ccwgdriver->probe(card->gdev);
  3804. if (rc)
  3805. goto err;
  3806. }
  3807. rc = card->discipline.ccwgdriver->set_online(gdev);
  3808. err:
  3809. return rc;
  3810. }
  3811. static int qeth_core_set_offline(struct ccwgroup_device *gdev)
  3812. {
  3813. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3814. return card->discipline.ccwgdriver->set_offline(gdev);
  3815. }
  3816. static void qeth_core_shutdown(struct ccwgroup_device *gdev)
  3817. {
  3818. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3819. if (card->discipline.ccwgdriver &&
  3820. card->discipline.ccwgdriver->shutdown)
  3821. card->discipline.ccwgdriver->shutdown(gdev);
  3822. }
  3823. static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
  3824. .owner = THIS_MODULE,
  3825. .name = "qeth",
  3826. .driver_id = 0xD8C5E3C8,
  3827. .probe = qeth_core_probe_device,
  3828. .remove = qeth_core_remove_device,
  3829. .set_online = qeth_core_set_online,
  3830. .set_offline = qeth_core_set_offline,
  3831. .shutdown = qeth_core_shutdown,
  3832. };
  3833. static ssize_t
  3834. qeth_core_driver_group_store(struct device_driver *ddrv, const char *buf,
  3835. size_t count)
  3836. {
  3837. int err;
  3838. err = qeth_core_driver_group(buf, qeth_core_root_dev,
  3839. qeth_core_ccwgroup_driver.driver_id);
  3840. if (err)
  3841. return err;
  3842. else
  3843. return count;
  3844. }
  3845. static DRIVER_ATTR(group, 0200, NULL, qeth_core_driver_group_store);
  3846. static struct {
  3847. const char str[ETH_GSTRING_LEN];
  3848. } qeth_ethtool_stats_keys[] = {
  3849. /* 0 */{"rx skbs"},
  3850. {"rx buffers"},
  3851. {"tx skbs"},
  3852. {"tx buffers"},
  3853. {"tx skbs no packing"},
  3854. {"tx buffers no packing"},
  3855. {"tx skbs packing"},
  3856. {"tx buffers packing"},
  3857. {"tx sg skbs"},
  3858. {"tx sg frags"},
  3859. /* 10 */{"rx sg skbs"},
  3860. {"rx sg frags"},
  3861. {"rx sg page allocs"},
  3862. {"tx large kbytes"},
  3863. {"tx large count"},
  3864. {"tx pk state ch n->p"},
  3865. {"tx pk state ch p->n"},
  3866. {"tx pk watermark low"},
  3867. {"tx pk watermark high"},
  3868. {"queue 0 buffer usage"},
  3869. /* 20 */{"queue 1 buffer usage"},
  3870. {"queue 2 buffer usage"},
  3871. {"queue 3 buffer usage"},
  3872. {"rx handler time"},
  3873. {"rx handler count"},
  3874. {"rx do_QDIO time"},
  3875. {"rx do_QDIO count"},
  3876. {"tx handler time"},
  3877. {"tx handler count"},
  3878. {"tx time"},
  3879. /* 30 */{"tx count"},
  3880. {"tx do_QDIO time"},
  3881. {"tx do_QDIO count"},
  3882. };
  3883. int qeth_core_get_stats_count(struct net_device *dev)
  3884. {
  3885. return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
  3886. }
  3887. EXPORT_SYMBOL_GPL(qeth_core_get_stats_count);
  3888. void qeth_core_get_ethtool_stats(struct net_device *dev,
  3889. struct ethtool_stats *stats, u64 *data)
  3890. {
  3891. struct qeth_card *card = dev->ml_priv;
  3892. data[0] = card->stats.rx_packets -
  3893. card->perf_stats.initial_rx_packets;
  3894. data[1] = card->perf_stats.bufs_rec;
  3895. data[2] = card->stats.tx_packets -
  3896. card->perf_stats.initial_tx_packets;
  3897. data[3] = card->perf_stats.bufs_sent;
  3898. data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
  3899. - card->perf_stats.skbs_sent_pack;
  3900. data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
  3901. data[6] = card->perf_stats.skbs_sent_pack;
  3902. data[7] = card->perf_stats.bufs_sent_pack;
  3903. data[8] = card->perf_stats.sg_skbs_sent;
  3904. data[9] = card->perf_stats.sg_frags_sent;
  3905. data[10] = card->perf_stats.sg_skbs_rx;
  3906. data[11] = card->perf_stats.sg_frags_rx;
  3907. data[12] = card->perf_stats.sg_alloc_page_rx;
  3908. data[13] = (card->perf_stats.large_send_bytes >> 10);
  3909. data[14] = card->perf_stats.large_send_cnt;
  3910. data[15] = card->perf_stats.sc_dp_p;
  3911. data[16] = card->perf_stats.sc_p_dp;
  3912. data[17] = QETH_LOW_WATERMARK_PACK;
  3913. data[18] = QETH_HIGH_WATERMARK_PACK;
  3914. data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
  3915. data[20] = (card->qdio.no_out_queues > 1) ?
  3916. atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
  3917. data[21] = (card->qdio.no_out_queues > 2) ?
  3918. atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
  3919. data[22] = (card->qdio.no_out_queues > 3) ?
  3920. atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
  3921. data[23] = card->perf_stats.inbound_time;
  3922. data[24] = card->perf_stats.inbound_cnt;
  3923. data[25] = card->perf_stats.inbound_do_qdio_time;
  3924. data[26] = card->perf_stats.inbound_do_qdio_cnt;
  3925. data[27] = card->perf_stats.outbound_handler_time;
  3926. data[28] = card->perf_stats.outbound_handler_cnt;
  3927. data[29] = card->perf_stats.outbound_time;
  3928. data[30] = card->perf_stats.outbound_cnt;
  3929. data[31] = card->perf_stats.outbound_do_qdio_time;
  3930. data[32] = card->perf_stats.outbound_do_qdio_cnt;
  3931. }
  3932. EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
  3933. void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
  3934. {
  3935. switch (stringset) {
  3936. case ETH_SS_STATS:
  3937. memcpy(data, &qeth_ethtool_stats_keys,
  3938. sizeof(qeth_ethtool_stats_keys));
  3939. break;
  3940. default:
  3941. WARN_ON(1);
  3942. break;
  3943. }
  3944. }
  3945. EXPORT_SYMBOL_GPL(qeth_core_get_strings);
  3946. void qeth_core_get_drvinfo(struct net_device *dev,
  3947. struct ethtool_drvinfo *info)
  3948. {
  3949. struct qeth_card *card = dev->ml_priv;
  3950. if (card->options.layer2)
  3951. strcpy(info->driver, "qeth_l2");
  3952. else
  3953. strcpy(info->driver, "qeth_l3");
  3954. strcpy(info->version, "1.0");
  3955. strcpy(info->fw_version, card->info.mcl_level);
  3956. sprintf(info->bus_info, "%s/%s/%s",
  3957. CARD_RDEV_ID(card),
  3958. CARD_WDEV_ID(card),
  3959. CARD_DDEV_ID(card));
  3960. }
  3961. EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
  3962. int qeth_core_ethtool_get_settings(struct net_device *netdev,
  3963. struct ethtool_cmd *ecmd)
  3964. {
  3965. struct qeth_card *card = netdev->ml_priv;
  3966. enum qeth_link_types link_type;
  3967. if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
  3968. link_type = QETH_LINK_TYPE_10GBIT_ETH;
  3969. else
  3970. link_type = card->info.link_type;
  3971. ecmd->transceiver = XCVR_INTERNAL;
  3972. ecmd->supported = SUPPORTED_Autoneg;
  3973. ecmd->advertising = ADVERTISED_Autoneg;
  3974. ecmd->duplex = DUPLEX_FULL;
  3975. ecmd->autoneg = AUTONEG_ENABLE;
  3976. switch (link_type) {
  3977. case QETH_LINK_TYPE_FAST_ETH:
  3978. case QETH_LINK_TYPE_LANE_ETH100:
  3979. ecmd->supported |= SUPPORTED_10baseT_Half |
  3980. SUPPORTED_10baseT_Full |
  3981. SUPPORTED_100baseT_Half |
  3982. SUPPORTED_100baseT_Full |
  3983. SUPPORTED_TP;
  3984. ecmd->advertising |= ADVERTISED_10baseT_Half |
  3985. ADVERTISED_10baseT_Full |
  3986. ADVERTISED_100baseT_Half |
  3987. ADVERTISED_100baseT_Full |
  3988. ADVERTISED_TP;
  3989. ecmd->speed = SPEED_100;
  3990. ecmd->port = PORT_TP;
  3991. break;
  3992. case QETH_LINK_TYPE_GBIT_ETH:
  3993. case QETH_LINK_TYPE_LANE_ETH1000:
  3994. ecmd->supported |= SUPPORTED_10baseT_Half |
  3995. SUPPORTED_10baseT_Full |
  3996. SUPPORTED_100baseT_Half |
  3997. SUPPORTED_100baseT_Full |
  3998. SUPPORTED_1000baseT_Half |
  3999. SUPPORTED_1000baseT_Full |
  4000. SUPPORTED_FIBRE;
  4001. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4002. ADVERTISED_10baseT_Full |
  4003. ADVERTISED_100baseT_Half |
  4004. ADVERTISED_100baseT_Full |
  4005. ADVERTISED_1000baseT_Half |
  4006. ADVERTISED_1000baseT_Full |
  4007. ADVERTISED_FIBRE;
  4008. ecmd->speed = SPEED_1000;
  4009. ecmd->port = PORT_FIBRE;
  4010. break;
  4011. case QETH_LINK_TYPE_10GBIT_ETH:
  4012. ecmd->supported |= SUPPORTED_10baseT_Half |
  4013. SUPPORTED_10baseT_Full |
  4014. SUPPORTED_100baseT_Half |
  4015. SUPPORTED_100baseT_Full |
  4016. SUPPORTED_1000baseT_Half |
  4017. SUPPORTED_1000baseT_Full |
  4018. SUPPORTED_10000baseT_Full |
  4019. SUPPORTED_FIBRE;
  4020. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4021. ADVERTISED_10baseT_Full |
  4022. ADVERTISED_100baseT_Half |
  4023. ADVERTISED_100baseT_Full |
  4024. ADVERTISED_1000baseT_Half |
  4025. ADVERTISED_1000baseT_Full |
  4026. ADVERTISED_10000baseT_Full |
  4027. ADVERTISED_FIBRE;
  4028. ecmd->speed = SPEED_10000;
  4029. ecmd->port = PORT_FIBRE;
  4030. break;
  4031. default:
  4032. ecmd->supported |= SUPPORTED_10baseT_Half |
  4033. SUPPORTED_10baseT_Full |
  4034. SUPPORTED_TP;
  4035. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4036. ADVERTISED_10baseT_Full |
  4037. ADVERTISED_TP;
  4038. ecmd->speed = SPEED_10;
  4039. ecmd->port = PORT_TP;
  4040. }
  4041. return 0;
  4042. }
  4043. EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_settings);
  4044. static int __init qeth_core_init(void)
  4045. {
  4046. int rc;
  4047. pr_info("loading core functions\n");
  4048. INIT_LIST_HEAD(&qeth_core_card_list.list);
  4049. rwlock_init(&qeth_core_card_list.rwlock);
  4050. rc = qeth_register_dbf_views();
  4051. if (rc)
  4052. goto out_err;
  4053. rc = ccw_driver_register(&qeth_ccw_driver);
  4054. if (rc)
  4055. goto ccw_err;
  4056. rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
  4057. if (rc)
  4058. goto ccwgroup_err;
  4059. rc = driver_create_file(&qeth_core_ccwgroup_driver.driver,
  4060. &driver_attr_group);
  4061. if (rc)
  4062. goto driver_err;
  4063. qeth_core_root_dev = s390_root_dev_register("qeth");
  4064. rc = IS_ERR(qeth_core_root_dev) ? PTR_ERR(qeth_core_root_dev) : 0;
  4065. if (rc)
  4066. goto register_err;
  4067. qeth_core_header_cache = kmem_cache_create("qeth_hdr",
  4068. sizeof(struct qeth_hdr) + ETH_HLEN, 64, 0, NULL);
  4069. if (!qeth_core_header_cache) {
  4070. rc = -ENOMEM;
  4071. goto slab_err;
  4072. }
  4073. return 0;
  4074. slab_err:
  4075. s390_root_dev_unregister(qeth_core_root_dev);
  4076. register_err:
  4077. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4078. &driver_attr_group);
  4079. driver_err:
  4080. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4081. ccwgroup_err:
  4082. ccw_driver_unregister(&qeth_ccw_driver);
  4083. ccw_err:
  4084. QETH_DBF_MESSAGE(2, "Initialization failed with code %d\n", rc);
  4085. qeth_unregister_dbf_views();
  4086. out_err:
  4087. pr_err("Initializing the qeth device driver failed\n");
  4088. return rc;
  4089. }
  4090. static void __exit qeth_core_exit(void)
  4091. {
  4092. s390_root_dev_unregister(qeth_core_root_dev);
  4093. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4094. &driver_attr_group);
  4095. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4096. ccw_driver_unregister(&qeth_ccw_driver);
  4097. kmem_cache_destroy(qeth_core_header_cache);
  4098. qeth_unregister_dbf_views();
  4099. pr_info("core functions removed\n");
  4100. }
  4101. module_init(qeth_core_init);
  4102. module_exit(qeth_core_exit);
  4103. MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
  4104. MODULE_DESCRIPTION("qeth core functions");
  4105. MODULE_LICENSE("GPL");