qdio_setup.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487
  1. /*
  2. * driver/s390/cio/qdio_setup.c
  3. *
  4. * qdio queue initialization
  5. *
  6. * Copyright (C) IBM Corp. 2008
  7. * Author(s): Jan Glauber <jang@linux.vnet.ibm.com>
  8. */
  9. #include <linux/kernel.h>
  10. #include <linux/slab.h>
  11. #include <asm/qdio.h>
  12. #include "cio.h"
  13. #include "css.h"
  14. #include "device.h"
  15. #include "ioasm.h"
  16. #include "chsc.h"
  17. #include "qdio.h"
  18. #include "qdio_debug.h"
  19. static struct kmem_cache *qdio_q_cache;
  20. /*
  21. * qebsm is only available under 64bit but the adapter sets the feature
  22. * flag anyway, so we manually override it.
  23. */
  24. static inline int qebsm_possible(void)
  25. {
  26. #ifdef CONFIG_64BIT
  27. return css_general_characteristics.qebsm;
  28. #endif
  29. return 0;
  30. }
  31. /*
  32. * qib_param_field: pointer to 128 bytes or NULL, if no param field
  33. * nr_input_qs: pointer to nr_queues*128 words of data or NULL
  34. */
  35. static void set_impl_params(struct qdio_irq *irq_ptr,
  36. unsigned int qib_param_field_format,
  37. unsigned char *qib_param_field,
  38. unsigned long *input_slib_elements,
  39. unsigned long *output_slib_elements)
  40. {
  41. struct qdio_q *q;
  42. int i, j;
  43. if (!irq_ptr)
  44. return;
  45. WARN_ON((unsigned long)&irq_ptr->qib & 0xff);
  46. irq_ptr->qib.pfmt = qib_param_field_format;
  47. if (qib_param_field)
  48. memcpy(irq_ptr->qib.parm, qib_param_field,
  49. QDIO_MAX_BUFFERS_PER_Q);
  50. if (!input_slib_elements)
  51. goto output;
  52. for_each_input_queue(irq_ptr, q, i) {
  53. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; j++)
  54. q->slib->slibe[j].parms =
  55. input_slib_elements[i * QDIO_MAX_BUFFERS_PER_Q + j];
  56. }
  57. output:
  58. if (!output_slib_elements)
  59. return;
  60. for_each_output_queue(irq_ptr, q, i) {
  61. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; j++)
  62. q->slib->slibe[j].parms =
  63. output_slib_elements[i * QDIO_MAX_BUFFERS_PER_Q + j];
  64. }
  65. }
  66. static int __qdio_allocate_qs(struct qdio_q **irq_ptr_qs, int nr_queues)
  67. {
  68. struct qdio_q *q;
  69. int i;
  70. for (i = 0; i < nr_queues; i++) {
  71. q = kmem_cache_alloc(qdio_q_cache, GFP_KERNEL);
  72. if (!q)
  73. return -ENOMEM;
  74. WARN_ON((unsigned long)q & 0xff);
  75. q->slib = (struct slib *) __get_free_page(GFP_KERNEL);
  76. if (!q->slib) {
  77. kmem_cache_free(qdio_q_cache, q);
  78. return -ENOMEM;
  79. }
  80. WARN_ON((unsigned long)q->slib & 0x7ff);
  81. irq_ptr_qs[i] = q;
  82. }
  83. return 0;
  84. }
  85. int qdio_allocate_qs(struct qdio_irq *irq_ptr, int nr_input_qs, int nr_output_qs)
  86. {
  87. int rc;
  88. rc = __qdio_allocate_qs(irq_ptr->input_qs, nr_input_qs);
  89. if (rc)
  90. return rc;
  91. rc = __qdio_allocate_qs(irq_ptr->output_qs, nr_output_qs);
  92. return rc;
  93. }
  94. static void setup_queues_misc(struct qdio_q *q, struct qdio_irq *irq_ptr,
  95. qdio_handler_t *handler, int i)
  96. {
  97. /* must be cleared by every qdio_establish */
  98. memset(q, 0, ((char *)&q->slib) - ((char *)q));
  99. memset(q->slib, 0, PAGE_SIZE);
  100. q->irq_ptr = irq_ptr;
  101. q->mask = 1 << (31 - i);
  102. q->nr = i;
  103. q->handler = handler;
  104. spin_lock_init(&q->lock);
  105. }
  106. static void setup_storage_lists(struct qdio_q *q, struct qdio_irq *irq_ptr,
  107. void **sbals_array, int i)
  108. {
  109. struct qdio_q *prev;
  110. int j;
  111. DBF_HEX(&q, sizeof(void *));
  112. q->sl = (struct sl *)((char *)q->slib + PAGE_SIZE / 2);
  113. /* fill in sbal */
  114. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; j++) {
  115. q->sbal[j] = *sbals_array++;
  116. WARN_ON((unsigned long)q->sbal[j] & 0xff);
  117. }
  118. /* fill in slib */
  119. if (i > 0) {
  120. prev = (q->is_input_q) ? irq_ptr->input_qs[i - 1]
  121. : irq_ptr->output_qs[i - 1];
  122. prev->slib->nsliba = (unsigned long)q->slib;
  123. }
  124. q->slib->sla = (unsigned long)q->sl;
  125. q->slib->slsba = (unsigned long)&q->slsb.val[0];
  126. /* fill in sl */
  127. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; j++)
  128. q->sl->element[j].sbal = (unsigned long)q->sbal[j];
  129. DBF_EVENT("sl-slsb-sbal");
  130. DBF_HEX(q->sl, sizeof(void *));
  131. DBF_HEX(&q->slsb, sizeof(void *));
  132. DBF_HEX(q->sbal, sizeof(void *));
  133. }
  134. static void setup_queues(struct qdio_irq *irq_ptr,
  135. struct qdio_initialize *qdio_init)
  136. {
  137. struct qdio_q *q;
  138. void **input_sbal_array = qdio_init->input_sbal_addr_array;
  139. void **output_sbal_array = qdio_init->output_sbal_addr_array;
  140. int i;
  141. for_each_input_queue(irq_ptr, q, i) {
  142. DBF_EVENT("in-q:%1d", i);
  143. setup_queues_misc(q, irq_ptr, qdio_init->input_handler, i);
  144. q->is_input_q = 1;
  145. setup_storage_lists(q, irq_ptr, input_sbal_array, i);
  146. input_sbal_array += QDIO_MAX_BUFFERS_PER_Q;
  147. if (is_thinint_irq(irq_ptr))
  148. tasklet_init(&q->tasklet, tiqdio_inbound_processing,
  149. (unsigned long) q);
  150. else
  151. tasklet_init(&q->tasklet, qdio_inbound_processing,
  152. (unsigned long) q);
  153. }
  154. for_each_output_queue(irq_ptr, q, i) {
  155. DBF_EVENT("outq:%1d", i);
  156. setup_queues_misc(q, irq_ptr, qdio_init->output_handler, i);
  157. q->is_input_q = 0;
  158. setup_storage_lists(q, irq_ptr, output_sbal_array, i);
  159. output_sbal_array += QDIO_MAX_BUFFERS_PER_Q;
  160. tasklet_init(&q->tasklet, qdio_outbound_processing,
  161. (unsigned long) q);
  162. setup_timer(&q->u.out.timer, (void(*)(unsigned long))
  163. &qdio_outbound_timer, (unsigned long)q);
  164. }
  165. }
  166. static void process_ac_flags(struct qdio_irq *irq_ptr, unsigned char qdioac)
  167. {
  168. if (qdioac & AC1_SIGA_INPUT_NEEDED)
  169. irq_ptr->siga_flag.input = 1;
  170. if (qdioac & AC1_SIGA_OUTPUT_NEEDED)
  171. irq_ptr->siga_flag.output = 1;
  172. if (qdioac & AC1_SIGA_SYNC_NEEDED)
  173. irq_ptr->siga_flag.sync = 1;
  174. if (qdioac & AC1_AUTOMATIC_SYNC_ON_THININT)
  175. irq_ptr->siga_flag.no_sync_ti = 1;
  176. if (qdioac & AC1_AUTOMATIC_SYNC_ON_OUT_PCI)
  177. irq_ptr->siga_flag.no_sync_out_pci = 1;
  178. if (irq_ptr->siga_flag.no_sync_out_pci &&
  179. irq_ptr->siga_flag.no_sync_ti)
  180. irq_ptr->siga_flag.no_sync_out_ti = 1;
  181. }
  182. static void check_and_setup_qebsm(struct qdio_irq *irq_ptr,
  183. unsigned char qdioac, unsigned long token)
  184. {
  185. if (!(irq_ptr->qib.rflags & QIB_RFLAGS_ENABLE_QEBSM))
  186. goto no_qebsm;
  187. if (!(qdioac & AC1_SC_QEBSM_AVAILABLE) ||
  188. (!(qdioac & AC1_SC_QEBSM_ENABLED)))
  189. goto no_qebsm;
  190. irq_ptr->sch_token = token;
  191. DBF_EVENT("V=V:1");
  192. DBF_EVENT("%8lx", irq_ptr->sch_token);
  193. return;
  194. no_qebsm:
  195. irq_ptr->sch_token = 0;
  196. irq_ptr->qib.rflags &= ~QIB_RFLAGS_ENABLE_QEBSM;
  197. DBF_EVENT("noV=V");
  198. }
  199. /*
  200. * If there is a qdio_irq we use the chsc_page and store the information
  201. * in the qdio_irq, otherwise we copy it to the specified structure.
  202. */
  203. int qdio_setup_get_ssqd(struct qdio_irq *irq_ptr,
  204. struct subchannel_id *schid,
  205. struct qdio_ssqd_desc *data)
  206. {
  207. struct chsc_ssqd_area *ssqd;
  208. int rc;
  209. DBF_EVENT("getssqd:%4x", schid->sch_no);
  210. if (irq_ptr != NULL)
  211. ssqd = (struct chsc_ssqd_area *)irq_ptr->chsc_page;
  212. else
  213. ssqd = (struct chsc_ssqd_area *)__get_free_page(GFP_KERNEL);
  214. memset(ssqd, 0, PAGE_SIZE);
  215. ssqd->request = (struct chsc_header) {
  216. .length = 0x0010,
  217. .code = 0x0024,
  218. };
  219. ssqd->first_sch = schid->sch_no;
  220. ssqd->last_sch = schid->sch_no;
  221. ssqd->ssid = schid->ssid;
  222. if (chsc(ssqd))
  223. return -EIO;
  224. rc = chsc_error_from_response(ssqd->response.code);
  225. if (rc)
  226. return rc;
  227. if (!(ssqd->qdio_ssqd.flags & CHSC_FLAG_QDIO_CAPABILITY) ||
  228. !(ssqd->qdio_ssqd.flags & CHSC_FLAG_VALIDITY) ||
  229. (ssqd->qdio_ssqd.sch != schid->sch_no))
  230. return -EINVAL;
  231. if (irq_ptr != NULL)
  232. memcpy(&irq_ptr->ssqd_desc, &ssqd->qdio_ssqd,
  233. sizeof(struct qdio_ssqd_desc));
  234. else {
  235. memcpy(data, &ssqd->qdio_ssqd,
  236. sizeof(struct qdio_ssqd_desc));
  237. free_page((unsigned long)ssqd);
  238. }
  239. return 0;
  240. }
  241. void qdio_setup_ssqd_info(struct qdio_irq *irq_ptr)
  242. {
  243. unsigned char qdioac;
  244. int rc;
  245. rc = qdio_setup_get_ssqd(irq_ptr, &irq_ptr->schid, NULL);
  246. if (rc) {
  247. DBF_ERROR("%4x ssqd ERR", irq_ptr->schid.sch_no);
  248. DBF_ERROR("rc:%x", rc);
  249. /* all flags set, worst case */
  250. qdioac = AC1_SIGA_INPUT_NEEDED | AC1_SIGA_OUTPUT_NEEDED |
  251. AC1_SIGA_SYNC_NEEDED;
  252. } else
  253. qdioac = irq_ptr->ssqd_desc.qdioac1;
  254. check_and_setup_qebsm(irq_ptr, qdioac, irq_ptr->ssqd_desc.sch_token);
  255. process_ac_flags(irq_ptr, qdioac);
  256. DBF_EVENT("qdioac:%4x", qdioac);
  257. }
  258. void qdio_release_memory(struct qdio_irq *irq_ptr)
  259. {
  260. struct qdio_q *q;
  261. int i;
  262. /*
  263. * Must check queue array manually since irq_ptr->nr_input_queues /
  264. * irq_ptr->nr_input_queues may not yet be set.
  265. */
  266. for (i = 0; i < QDIO_MAX_QUEUES_PER_IRQ; i++) {
  267. q = irq_ptr->input_qs[i];
  268. if (q) {
  269. free_page((unsigned long) q->slib);
  270. kmem_cache_free(qdio_q_cache, q);
  271. }
  272. }
  273. for (i = 0; i < QDIO_MAX_QUEUES_PER_IRQ; i++) {
  274. q = irq_ptr->output_qs[i];
  275. if (q) {
  276. free_page((unsigned long) q->slib);
  277. kmem_cache_free(qdio_q_cache, q);
  278. }
  279. }
  280. free_page((unsigned long) irq_ptr->qdr);
  281. free_page(irq_ptr->chsc_page);
  282. free_page((unsigned long) irq_ptr);
  283. }
  284. static void __qdio_allocate_fill_qdr(struct qdio_irq *irq_ptr,
  285. struct qdio_q **irq_ptr_qs,
  286. int i, int nr)
  287. {
  288. irq_ptr->qdr->qdf0[i + nr].sliba =
  289. (unsigned long)irq_ptr_qs[i]->slib;
  290. irq_ptr->qdr->qdf0[i + nr].sla =
  291. (unsigned long)irq_ptr_qs[i]->sl;
  292. irq_ptr->qdr->qdf0[i + nr].slsba =
  293. (unsigned long)&irq_ptr_qs[i]->slsb.val[0];
  294. irq_ptr->qdr->qdf0[i + nr].akey = PAGE_DEFAULT_KEY;
  295. irq_ptr->qdr->qdf0[i + nr].bkey = PAGE_DEFAULT_KEY;
  296. irq_ptr->qdr->qdf0[i + nr].ckey = PAGE_DEFAULT_KEY;
  297. irq_ptr->qdr->qdf0[i + nr].dkey = PAGE_DEFAULT_KEY;
  298. }
  299. static void setup_qdr(struct qdio_irq *irq_ptr,
  300. struct qdio_initialize *qdio_init)
  301. {
  302. int i;
  303. irq_ptr->qdr->qfmt = qdio_init->q_format;
  304. irq_ptr->qdr->iqdcnt = qdio_init->no_input_qs;
  305. irq_ptr->qdr->oqdcnt = qdio_init->no_output_qs;
  306. irq_ptr->qdr->iqdsz = sizeof(struct qdesfmt0) / 4; /* size in words */
  307. irq_ptr->qdr->oqdsz = sizeof(struct qdesfmt0) / 4;
  308. irq_ptr->qdr->qiba = (unsigned long)&irq_ptr->qib;
  309. irq_ptr->qdr->qkey = PAGE_DEFAULT_KEY;
  310. for (i = 0; i < qdio_init->no_input_qs; i++)
  311. __qdio_allocate_fill_qdr(irq_ptr, irq_ptr->input_qs, i, 0);
  312. for (i = 0; i < qdio_init->no_output_qs; i++)
  313. __qdio_allocate_fill_qdr(irq_ptr, irq_ptr->output_qs, i,
  314. qdio_init->no_input_qs);
  315. }
  316. static void setup_qib(struct qdio_irq *irq_ptr,
  317. struct qdio_initialize *init_data)
  318. {
  319. if (qebsm_possible())
  320. irq_ptr->qib.rflags |= QIB_RFLAGS_ENABLE_QEBSM;
  321. irq_ptr->qib.qfmt = init_data->q_format;
  322. if (init_data->no_input_qs)
  323. irq_ptr->qib.isliba =
  324. (unsigned long)(irq_ptr->input_qs[0]->slib);
  325. if (init_data->no_output_qs)
  326. irq_ptr->qib.osliba =
  327. (unsigned long)(irq_ptr->output_qs[0]->slib);
  328. memcpy(irq_ptr->qib.ebcnam, init_data->adapter_name, 8);
  329. }
  330. int qdio_setup_irq(struct qdio_initialize *init_data)
  331. {
  332. struct ciw *ciw;
  333. struct qdio_irq *irq_ptr = init_data->cdev->private->qdio_data;
  334. int rc;
  335. memset(irq_ptr, 0, ((char *)&irq_ptr->qdr) - ((char *)irq_ptr));
  336. /* wipes qib.ac, required by ar7063 */
  337. memset(irq_ptr->qdr, 0, sizeof(struct qdr));
  338. irq_ptr->int_parm = init_data->int_parm;
  339. irq_ptr->nr_input_qs = init_data->no_input_qs;
  340. irq_ptr->nr_output_qs = init_data->no_output_qs;
  341. irq_ptr->schid = ccw_device_get_subchannel_id(init_data->cdev);
  342. irq_ptr->cdev = init_data->cdev;
  343. setup_queues(irq_ptr, init_data);
  344. setup_qib(irq_ptr, init_data);
  345. qdio_setup_thinint(irq_ptr);
  346. set_impl_params(irq_ptr, init_data->qib_param_field_format,
  347. init_data->qib_param_field,
  348. init_data->input_slib_elements,
  349. init_data->output_slib_elements);
  350. /* fill input and output descriptors */
  351. setup_qdr(irq_ptr, init_data);
  352. /* qdr, qib, sls, slsbs, slibs, sbales are filled now */
  353. /* get qdio commands */
  354. ciw = ccw_device_get_ciw(init_data->cdev, CIW_TYPE_EQUEUE);
  355. if (!ciw) {
  356. DBF_ERROR("%4x NO EQ", irq_ptr->schid.sch_no);
  357. rc = -EINVAL;
  358. goto out_err;
  359. }
  360. irq_ptr->equeue = *ciw;
  361. ciw = ccw_device_get_ciw(init_data->cdev, CIW_TYPE_AQUEUE);
  362. if (!ciw) {
  363. DBF_ERROR("%4x NO AQ", irq_ptr->schid.sch_no);
  364. rc = -EINVAL;
  365. goto out_err;
  366. }
  367. irq_ptr->aqueue = *ciw;
  368. /* set new interrupt handler */
  369. irq_ptr->orig_handler = init_data->cdev->handler;
  370. init_data->cdev->handler = qdio_int_handler;
  371. return 0;
  372. out_err:
  373. qdio_release_memory(irq_ptr);
  374. return rc;
  375. }
  376. void qdio_print_subchannel_info(struct qdio_irq *irq_ptr,
  377. struct ccw_device *cdev)
  378. {
  379. char s[80];
  380. snprintf(s, 80, "qdio: %s %s on SC %x using "
  381. "AI:%d QEBSM:%d PCI:%d TDD:%d SIGA:%s%s%s%s%s%s\n",
  382. dev_name(&cdev->dev),
  383. (irq_ptr->qib.qfmt == QDIO_QETH_QFMT) ? "OSA" :
  384. ((irq_ptr->qib.qfmt == QDIO_ZFCP_QFMT) ? "ZFCP" : "HS"),
  385. irq_ptr->schid.sch_no,
  386. is_thinint_irq(irq_ptr),
  387. (irq_ptr->sch_token) ? 1 : 0,
  388. (irq_ptr->qib.ac & QIB_AC_OUTBOUND_PCI_SUPPORTED) ? 1 : 0,
  389. css_general_characteristics.aif_tdd,
  390. (irq_ptr->siga_flag.input) ? "R" : " ",
  391. (irq_ptr->siga_flag.output) ? "W" : " ",
  392. (irq_ptr->siga_flag.sync) ? "S" : " ",
  393. (!irq_ptr->siga_flag.no_sync_ti) ? "A" : " ",
  394. (!irq_ptr->siga_flag.no_sync_out_ti) ? "O" : " ",
  395. (!irq_ptr->siga_flag.no_sync_out_pci) ? "P" : " ");
  396. printk(KERN_INFO "%s", s);
  397. }
  398. int __init qdio_setup_init(void)
  399. {
  400. qdio_q_cache = kmem_cache_create("qdio_q", sizeof(struct qdio_q),
  401. 256, 0, NULL);
  402. if (!qdio_q_cache)
  403. return -ENOMEM;
  404. /* Check for OSA/FCP thin interrupts (bit 67). */
  405. DBF_EVENT("thinint:%1d",
  406. (css_general_characteristics.aif_osa) ? 1 : 0);
  407. /* Check for QEBSM support in general (bit 58). */
  408. DBF_EVENT("cssQEBSM:%1d", (qebsm_possible()) ? 1 : 0);
  409. return 0;
  410. }
  411. void qdio_setup_exit(void)
  412. {
  413. kmem_cache_destroy(qdio_q_cache);
  414. }