wa.c 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675
  1. /*
  2. Broadcom B43 wireless driver
  3. PHY workarounds.
  4. Copyright (c) 2005-2007 Stefano Brivio <stefano.brivio@polimi.it>
  5. Copyright (c) 2005-2007 Michael Buesch <mbuesch@freenet.de>
  6. This program is free software; you can redistribute it and/or modify
  7. it under the terms of the GNU General Public License as published by
  8. the Free Software Foundation; either version 2 of the License, or
  9. (at your option) any later version.
  10. This program is distributed in the hope that it will be useful,
  11. but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. GNU General Public License for more details.
  14. You should have received a copy of the GNU General Public License
  15. along with this program; see the file COPYING. If not, write to
  16. the Free Software Foundation, Inc., 51 Franklin Steet, Fifth Floor,
  17. Boston, MA 02110-1301, USA.
  18. */
  19. #include "b43.h"
  20. #include "main.h"
  21. #include "tables.h"
  22. #include "phy_common.h"
  23. #include "wa.h"
  24. static void b43_wa_papd(struct b43_wldev *dev)
  25. {
  26. u16 backup;
  27. backup = b43_ofdmtab_read16(dev, B43_OFDMTAB_PWRDYN2, 0);
  28. b43_ofdmtab_write16(dev, B43_OFDMTAB_PWRDYN2, 0, 7);
  29. b43_ofdmtab_write16(dev, B43_OFDMTAB_UNKNOWN_APHY, 0, 0);
  30. b43_dummy_transmission(dev);
  31. b43_ofdmtab_write16(dev, B43_OFDMTAB_PWRDYN2, 0, backup);
  32. }
  33. static void b43_wa_auxclipthr(struct b43_wldev *dev)
  34. {
  35. b43_phy_write(dev, B43_PHY_OFDM(0x8E), 0x3800);
  36. }
  37. static void b43_wa_afcdac(struct b43_wldev *dev)
  38. {
  39. b43_phy_write(dev, 0x0035, 0x03FF);
  40. b43_phy_write(dev, 0x0036, 0x0400);
  41. }
  42. static void b43_wa_txdc_offset(struct b43_wldev *dev)
  43. {
  44. b43_ofdmtab_write16(dev, B43_OFDMTAB_DC, 0, 0x0051);
  45. }
  46. void b43_wa_initgains(struct b43_wldev *dev)
  47. {
  48. struct b43_phy *phy = &dev->phy;
  49. b43_phy_write(dev, B43_PHY_LNAHPFCTL, 0x1FF9);
  50. b43_phy_write(dev, B43_PHY_LPFGAINCTL,
  51. b43_phy_read(dev, B43_PHY_LPFGAINCTL) & 0xFF0F);
  52. if (phy->rev <= 2)
  53. b43_ofdmtab_write16(dev, B43_OFDMTAB_LPFGAIN, 0, 0x1FBF);
  54. b43_radio_write16(dev, 0x0002, 0x1FBF);
  55. b43_phy_write(dev, 0x0024, 0x4680);
  56. b43_phy_write(dev, 0x0020, 0x0003);
  57. b43_phy_write(dev, 0x001D, 0x0F40);
  58. b43_phy_write(dev, 0x001F, 0x1C00);
  59. if (phy->rev <= 3)
  60. b43_phy_write(dev, 0x002A,
  61. (b43_phy_read(dev, 0x002A) & 0x00FF) | 0x0400);
  62. else if (phy->rev == 5) {
  63. b43_phy_write(dev, 0x002A,
  64. (b43_phy_read(dev, 0x002A) & 0x00FF) | 0x1A00);
  65. b43_phy_write(dev, 0x00CC, 0x2121);
  66. }
  67. if (phy->rev >= 3)
  68. b43_phy_write(dev, 0x00BA, 0x3ED5);
  69. }
  70. static void b43_wa_divider(struct b43_wldev *dev)
  71. {
  72. b43_phy_write(dev, 0x002B, b43_phy_read(dev, 0x002B) & ~0x0100);
  73. b43_phy_write(dev, 0x008E, 0x58C1);
  74. }
  75. static void b43_wa_gt(struct b43_wldev *dev) /* Gain table. */
  76. {
  77. if (dev->phy.rev <= 2) {
  78. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN2, 0, 15);
  79. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN2, 1, 31);
  80. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN2, 2, 42);
  81. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN2, 3, 48);
  82. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN2, 4, 58);
  83. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN0, 0, 19);
  84. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN0, 1, 19);
  85. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN0, 2, 19);
  86. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN0, 3, 19);
  87. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN0, 4, 21);
  88. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN0, 5, 21);
  89. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN0, 6, 25);
  90. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN1, 0, 3);
  91. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN1, 1, 3);
  92. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN1, 2, 7);
  93. } else {
  94. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN0, 0, 19);
  95. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN0, 1, 19);
  96. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN0, 2, 19);
  97. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN0, 3, 19);
  98. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN0, 4, 21);
  99. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN0, 5, 21);
  100. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAIN0, 6, 25);
  101. }
  102. }
  103. static void b43_wa_rssi_lt(struct b43_wldev *dev) /* RSSI lookup table */
  104. {
  105. int i;
  106. if (0 /* FIXME: For APHY.rev=2 this might be needed */) {
  107. for (i = 0; i < 8; i++)
  108. b43_ofdmtab_write16(dev, B43_OFDMTAB_RSSI, i, i + 8);
  109. for (i = 8; i < 16; i++)
  110. b43_ofdmtab_write16(dev, B43_OFDMTAB_RSSI, i, i - 8);
  111. } else {
  112. for (i = 0; i < 64; i++)
  113. b43_ofdmtab_write16(dev, B43_OFDMTAB_RSSI, i, i);
  114. }
  115. }
  116. static void b43_wa_analog(struct b43_wldev *dev)
  117. {
  118. struct b43_phy *phy = &dev->phy;
  119. u16 ofdmrev;
  120. ofdmrev = b43_phy_read(dev, B43_PHY_VERSION_OFDM) & B43_PHYVER_VERSION;
  121. if (ofdmrev > 2) {
  122. if (phy->type == B43_PHYTYPE_A)
  123. b43_phy_write(dev, B43_PHY_PWRDOWN, 0x1808);
  124. else
  125. b43_phy_write(dev, B43_PHY_PWRDOWN, 0x1000);
  126. } else {
  127. b43_ofdmtab_write16(dev, B43_OFDMTAB_DAC, 3, 0x1044);
  128. b43_ofdmtab_write16(dev, B43_OFDMTAB_DAC, 4, 0x7201);
  129. b43_ofdmtab_write16(dev, B43_OFDMTAB_DAC, 6, 0x0040);
  130. }
  131. }
  132. static void b43_wa_dac(struct b43_wldev *dev)
  133. {
  134. if (dev->phy.analog == 1)
  135. b43_ofdmtab_write16(dev, B43_OFDMTAB_DAC, 1,
  136. (b43_ofdmtab_read16(dev, B43_OFDMTAB_DAC, 1) & ~0x0034) | 0x0008);
  137. else
  138. b43_ofdmtab_write16(dev, B43_OFDMTAB_DAC, 1,
  139. (b43_ofdmtab_read16(dev, B43_OFDMTAB_DAC, 1) & ~0x0078) | 0x0010);
  140. }
  141. static void b43_wa_fft(struct b43_wldev *dev) /* Fine frequency table */
  142. {
  143. int i;
  144. if (dev->phy.type == B43_PHYTYPE_A)
  145. for (i = 0; i < B43_TAB_FINEFREQA_SIZE; i++)
  146. b43_ofdmtab_write16(dev, B43_OFDMTAB_DACRFPABB, i, b43_tab_finefreqa[i]);
  147. else
  148. for (i = 0; i < B43_TAB_FINEFREQG_SIZE; i++)
  149. b43_ofdmtab_write16(dev, B43_OFDMTAB_DACRFPABB, i, b43_tab_finefreqg[i]);
  150. }
  151. static void b43_wa_nft(struct b43_wldev *dev) /* Noise figure table */
  152. {
  153. struct b43_phy *phy = &dev->phy;
  154. int i;
  155. if (phy->type == B43_PHYTYPE_A) {
  156. if (phy->rev == 2)
  157. for (i = 0; i < B43_TAB_NOISEA2_SIZE; i++)
  158. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC2, i, b43_tab_noisea2[i]);
  159. else
  160. for (i = 0; i < B43_TAB_NOISEA3_SIZE; i++)
  161. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC2, i, b43_tab_noisea3[i]);
  162. } else {
  163. if (phy->rev == 1)
  164. for (i = 0; i < B43_TAB_NOISEG1_SIZE; i++)
  165. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC2, i, b43_tab_noiseg1[i]);
  166. else
  167. for (i = 0; i < B43_TAB_NOISEG2_SIZE; i++)
  168. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC2, i, b43_tab_noiseg2[i]);
  169. }
  170. }
  171. static void b43_wa_rt(struct b43_wldev *dev) /* Rotor table */
  172. {
  173. int i;
  174. for (i = 0; i < B43_TAB_ROTOR_SIZE; i++)
  175. b43_ofdmtab_write32(dev, B43_OFDMTAB_ROTOR, i, b43_tab_rotor[i]);
  176. }
  177. static void b43_write_null_nst(struct b43_wldev *dev)
  178. {
  179. int i;
  180. for (i = 0; i < B43_TAB_NOISESCALE_SIZE; i++)
  181. b43_ofdmtab_write16(dev, B43_OFDMTAB_NOISESCALE, i, 0);
  182. }
  183. static void b43_write_nst(struct b43_wldev *dev, const u16 *nst)
  184. {
  185. int i;
  186. for (i = 0; i < B43_TAB_NOISESCALE_SIZE; i++)
  187. b43_ofdmtab_write16(dev, B43_OFDMTAB_NOISESCALE, i, nst[i]);
  188. }
  189. static void b43_wa_nst(struct b43_wldev *dev) /* Noise scale table */
  190. {
  191. struct b43_phy *phy = &dev->phy;
  192. if (phy->type == B43_PHYTYPE_A) {
  193. if (phy->rev <= 1)
  194. b43_write_null_nst(dev);
  195. else if (phy->rev == 2)
  196. b43_write_nst(dev, b43_tab_noisescalea2);
  197. else if (phy->rev == 3)
  198. b43_write_nst(dev, b43_tab_noisescalea3);
  199. else
  200. b43_write_nst(dev, b43_tab_noisescaleg3);
  201. } else {
  202. if (phy->rev >= 6) {
  203. if (b43_phy_read(dev, B43_PHY_ENCORE) & B43_PHY_ENCORE_EN)
  204. b43_write_nst(dev, b43_tab_noisescaleg3);
  205. else
  206. b43_write_nst(dev, b43_tab_noisescaleg2);
  207. } else {
  208. b43_write_nst(dev, b43_tab_noisescaleg1);
  209. }
  210. }
  211. }
  212. static void b43_wa_art(struct b43_wldev *dev) /* ADV retard table */
  213. {
  214. int i;
  215. for (i = 0; i < B43_TAB_RETARD_SIZE; i++)
  216. b43_ofdmtab_write32(dev, B43_OFDMTAB_ADVRETARD,
  217. i, b43_tab_retard[i]);
  218. }
  219. static void b43_wa_txlna_gain(struct b43_wldev *dev)
  220. {
  221. b43_ofdmtab_write16(dev, B43_OFDMTAB_DC, 13, 0x0000);
  222. }
  223. static void b43_wa_crs_reset(struct b43_wldev *dev)
  224. {
  225. b43_phy_write(dev, 0x002C, 0x0064);
  226. }
  227. static void b43_wa_2060txlna_gain(struct b43_wldev *dev)
  228. {
  229. b43_hf_write(dev, b43_hf_read(dev) |
  230. B43_HF_2060W);
  231. }
  232. static void b43_wa_lms(struct b43_wldev *dev)
  233. {
  234. b43_phy_write(dev, 0x0055,
  235. (b43_phy_read(dev, 0x0055) & 0xFFC0) | 0x0004);
  236. }
  237. static void b43_wa_mixedsignal(struct b43_wldev *dev)
  238. {
  239. b43_ofdmtab_write16(dev, B43_OFDMTAB_DAC, 1, 3);
  240. }
  241. static void b43_wa_msst(struct b43_wldev *dev) /* Min sigma square table */
  242. {
  243. struct b43_phy *phy = &dev->phy;
  244. int i;
  245. const u16 *tab;
  246. if (phy->type == B43_PHYTYPE_A) {
  247. tab = b43_tab_sigmasqr1;
  248. } else if (phy->type == B43_PHYTYPE_G) {
  249. tab = b43_tab_sigmasqr2;
  250. } else {
  251. B43_WARN_ON(1);
  252. return;
  253. }
  254. for (i = 0; i < B43_TAB_SIGMASQR_SIZE; i++) {
  255. b43_ofdmtab_write16(dev, B43_OFDMTAB_MINSIGSQ,
  256. i, tab[i]);
  257. }
  258. }
  259. static void b43_wa_iqadc(struct b43_wldev *dev)
  260. {
  261. if (dev->phy.analog == 4)
  262. b43_ofdmtab_write16(dev, B43_OFDMTAB_DAC, 0,
  263. b43_ofdmtab_read16(dev, B43_OFDMTAB_DAC, 0) & ~0xF000);
  264. }
  265. static void b43_wa_crs_ed(struct b43_wldev *dev)
  266. {
  267. struct b43_phy *phy = &dev->phy;
  268. if (phy->rev == 1) {
  269. b43_phy_write(dev, B43_PHY_CRSTHRES1_R1, 0x4F19);
  270. } else if (phy->rev == 2) {
  271. b43_phy_write(dev, B43_PHY_CRSTHRES1, 0x1861);
  272. b43_phy_write(dev, B43_PHY_CRSTHRES2, 0x0271);
  273. b43_phy_write(dev, B43_PHY_ANTDWELL,
  274. b43_phy_read(dev, B43_PHY_ANTDWELL)
  275. | 0x0800);
  276. } else {
  277. b43_phy_write(dev, B43_PHY_CRSTHRES1, 0x0098);
  278. b43_phy_write(dev, B43_PHY_CRSTHRES2, 0x0070);
  279. b43_phy_write(dev, B43_PHY_OFDM(0xC9), 0x0080);
  280. b43_phy_write(dev, B43_PHY_ANTDWELL,
  281. b43_phy_read(dev, B43_PHY_ANTDWELL)
  282. | 0x0800);
  283. }
  284. }
  285. static void b43_wa_crs_thr(struct b43_wldev *dev)
  286. {
  287. b43_phy_write(dev, B43_PHY_CRS0,
  288. (b43_phy_read(dev, B43_PHY_CRS0) & ~0x03C0) | 0xD000);
  289. }
  290. static void b43_wa_crs_blank(struct b43_wldev *dev)
  291. {
  292. b43_phy_write(dev, B43_PHY_OFDM(0x2C), 0x005A);
  293. }
  294. static void b43_wa_cck_shiftbits(struct b43_wldev *dev)
  295. {
  296. b43_phy_write(dev, B43_PHY_CCKSHIFTBITS, 0x0026);
  297. }
  298. static void b43_wa_wrssi_offset(struct b43_wldev *dev)
  299. {
  300. int i;
  301. if (dev->phy.rev == 1) {
  302. for (i = 0; i < 16; i++) {
  303. b43_ofdmtab_write16(dev, B43_OFDMTAB_WRSSI_R1,
  304. i, 0x0020);
  305. }
  306. } else {
  307. for (i = 0; i < 32; i++) {
  308. b43_ofdmtab_write16(dev, B43_OFDMTAB_WRSSI,
  309. i, 0x0820);
  310. }
  311. }
  312. }
  313. static void b43_wa_txpuoff_rxpuon(struct b43_wldev *dev)
  314. {
  315. b43_ofdmtab_write16(dev, B43_OFDMTAB_UNKNOWN_0F, 2, 15);
  316. b43_ofdmtab_write16(dev, B43_OFDMTAB_UNKNOWN_0F, 3, 20);
  317. }
  318. static void b43_wa_altagc(struct b43_wldev *dev)
  319. {
  320. struct b43_phy *phy = &dev->phy;
  321. if (phy->rev == 1) {
  322. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1_R1, 0, 254);
  323. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1_R1, 1, 13);
  324. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1_R1, 2, 19);
  325. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1_R1, 3, 25);
  326. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC2, 0, 0x2710);
  327. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC2, 1, 0x9B83);
  328. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC2, 2, 0x9B83);
  329. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC2, 3, 0x0F8D);
  330. b43_phy_write(dev, B43_PHY_LMS, 4);
  331. } else {
  332. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1, 0, 254);
  333. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1, 1, 13);
  334. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1, 2, 19);
  335. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1, 3, 25);
  336. }
  337. b43_phy_write(dev, B43_PHY_CCKSHIFTBITS_WA,
  338. (b43_phy_read(dev, B43_PHY_CCKSHIFTBITS_WA) & ~0xFF00) | 0x5700);
  339. b43_phy_write(dev, B43_PHY_OFDM(0x1A),
  340. (b43_phy_read(dev, B43_PHY_OFDM(0x1A)) & ~0x007F) | 0x000F);
  341. b43_phy_write(dev, B43_PHY_OFDM(0x1A),
  342. (b43_phy_read(dev, B43_PHY_OFDM(0x1A)) & ~0x3F80) | 0x2B80);
  343. b43_phy_write(dev, B43_PHY_ANTWRSETT,
  344. (b43_phy_read(dev, B43_PHY_ANTWRSETT) & 0xF0FF) | 0x0300);
  345. b43_radio_write16(dev, 0x7A,
  346. b43_radio_read16(dev, 0x7A) | 0x0008);
  347. b43_phy_write(dev, B43_PHY_N1P1GAIN,
  348. (b43_phy_read(dev, B43_PHY_N1P1GAIN) & ~0x000F) | 0x0008);
  349. b43_phy_write(dev, B43_PHY_P1P2GAIN,
  350. (b43_phy_read(dev, B43_PHY_P1P2GAIN) & ~0x0F00) | 0x0600);
  351. b43_phy_write(dev, B43_PHY_N1N2GAIN,
  352. (b43_phy_read(dev, B43_PHY_N1N2GAIN) & ~0x0F00) | 0x0700);
  353. b43_phy_write(dev, B43_PHY_N1P1GAIN,
  354. (b43_phy_read(dev, B43_PHY_N1P1GAIN) & ~0x0F00) | 0x0100);
  355. if (phy->rev == 1) {
  356. b43_phy_write(dev, B43_PHY_N1N2GAIN,
  357. (b43_phy_read(dev, B43_PHY_N1N2GAIN)
  358. & ~0x000F) | 0x0007);
  359. }
  360. b43_phy_write(dev, B43_PHY_OFDM(0x88),
  361. (b43_phy_read(dev, B43_PHY_OFDM(0x88)) & ~0x00FF) | 0x001C);
  362. b43_phy_write(dev, B43_PHY_OFDM(0x88),
  363. (b43_phy_read(dev, B43_PHY_OFDM(0x88)) & ~0x3F00) | 0x0200);
  364. b43_phy_write(dev, B43_PHY_OFDM(0x96),
  365. (b43_phy_read(dev, B43_PHY_OFDM(0x96)) & ~0x00FF) | 0x001C);
  366. b43_phy_write(dev, B43_PHY_OFDM(0x89),
  367. (b43_phy_read(dev, B43_PHY_OFDM(0x89)) & ~0x00FF) | 0x0020);
  368. b43_phy_write(dev, B43_PHY_OFDM(0x89),
  369. (b43_phy_read(dev, B43_PHY_OFDM(0x89)) & ~0x3F00) | 0x0200);
  370. b43_phy_write(dev, B43_PHY_OFDM(0x82),
  371. (b43_phy_read(dev, B43_PHY_OFDM(0x82)) & ~0x00FF) | 0x002E);
  372. b43_phy_write(dev, B43_PHY_OFDM(0x96),
  373. (b43_phy_read(dev, B43_PHY_OFDM(0x96)) & ~0xFF00) | 0x1A00);
  374. b43_phy_write(dev, B43_PHY_OFDM(0x81),
  375. (b43_phy_read(dev, B43_PHY_OFDM(0x81)) & ~0x00FF) | 0x0028);
  376. b43_phy_write(dev, B43_PHY_OFDM(0x81),
  377. (b43_phy_read(dev, B43_PHY_OFDM(0x81)) & ~0xFF00) | 0x2C00);
  378. if (phy->rev == 1) {
  379. b43_phy_write(dev, B43_PHY_PEAK_COUNT, 0x092B);
  380. b43_phy_write(dev, B43_PHY_OFDM(0x1B),
  381. (b43_phy_read(dev, B43_PHY_OFDM(0x1B)) & ~0x001E) | 0x0002);
  382. } else {
  383. b43_phy_write(dev, B43_PHY_OFDM(0x1B),
  384. b43_phy_read(dev, B43_PHY_OFDM(0x1B)) & ~0x001E);
  385. b43_phy_write(dev, B43_PHY_OFDM(0x1F), 0x287A);
  386. b43_phy_write(dev, B43_PHY_LPFGAINCTL,
  387. (b43_phy_read(dev, B43_PHY_LPFGAINCTL) & ~0x000F) | 0x0004);
  388. if (phy->rev >= 6) {
  389. b43_phy_write(dev, B43_PHY_OFDM(0x22), 0x287A);
  390. b43_phy_write(dev, B43_PHY_LPFGAINCTL,
  391. (b43_phy_read(dev, B43_PHY_LPFGAINCTL) & ~0xF000) | 0x3000);
  392. }
  393. }
  394. b43_phy_write(dev, B43_PHY_DIVSRCHIDX,
  395. (b43_phy_read(dev, B43_PHY_DIVSRCHIDX) & 0x8080) | 0x7874);
  396. b43_phy_write(dev, B43_PHY_OFDM(0x8E), 0x1C00);
  397. if (phy->rev == 1) {
  398. b43_phy_write(dev, B43_PHY_DIVP1P2GAIN,
  399. (b43_phy_read(dev, B43_PHY_DIVP1P2GAIN) & ~0x0F00) | 0x0600);
  400. b43_phy_write(dev, B43_PHY_OFDM(0x8B), 0x005E);
  401. b43_phy_write(dev, B43_PHY_ANTWRSETT,
  402. (b43_phy_read(dev, B43_PHY_ANTWRSETT) & ~0x00FF) | 0x001E);
  403. b43_phy_write(dev, B43_PHY_OFDM(0x8D), 0x0002);
  404. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3_R1, 0, 0);
  405. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3_R1, 1, 7);
  406. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3_R1, 2, 16);
  407. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3_R1, 3, 28);
  408. } else {
  409. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3, 0, 0);
  410. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3, 1, 7);
  411. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3, 2, 16);
  412. b43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3, 3, 28);
  413. }
  414. if (phy->rev >= 6) {
  415. b43_phy_write(dev, B43_PHY_OFDM(0x26),
  416. b43_phy_read(dev, B43_PHY_OFDM(0x26)) & ~0x0003);
  417. b43_phy_write(dev, B43_PHY_OFDM(0x26),
  418. b43_phy_read(dev, B43_PHY_OFDM(0x26)) & ~0x1000);
  419. }
  420. b43_phy_read(dev, B43_PHY_VERSION_OFDM); /* Dummy read */
  421. }
  422. static void b43_wa_tr_ltov(struct b43_wldev *dev) /* TR Lookup Table Original Values */
  423. {
  424. b43_gtab_write(dev, B43_GTAB_ORIGTR, 0, 0xC480);
  425. }
  426. static void b43_wa_cpll_nonpilot(struct b43_wldev *dev)
  427. {
  428. b43_ofdmtab_write16(dev, B43_OFDMTAB_UNKNOWN_11, 0, 0);
  429. b43_ofdmtab_write16(dev, B43_OFDMTAB_UNKNOWN_11, 1, 0);
  430. }
  431. static void b43_wa_rssi_adc(struct b43_wldev *dev)
  432. {
  433. if (dev->phy.analog == 4)
  434. b43_phy_write(dev, 0x00DC, 0x7454);
  435. }
  436. static void b43_wa_boards_a(struct b43_wldev *dev)
  437. {
  438. struct ssb_bus *bus = dev->dev->bus;
  439. if (bus->boardinfo.vendor == SSB_BOARDVENDOR_BCM &&
  440. bus->boardinfo.type == SSB_BOARD_BU4306 &&
  441. bus->boardinfo.rev < 0x30) {
  442. b43_phy_write(dev, 0x0010, 0xE000);
  443. b43_phy_write(dev, 0x0013, 0x0140);
  444. b43_phy_write(dev, 0x0014, 0x0280);
  445. } else {
  446. if (bus->boardinfo.type == SSB_BOARD_MP4318 &&
  447. bus->boardinfo.rev < 0x20) {
  448. b43_phy_write(dev, 0x0013, 0x0210);
  449. b43_phy_write(dev, 0x0014, 0x0840);
  450. } else {
  451. b43_phy_write(dev, 0x0013, 0x0140);
  452. b43_phy_write(dev, 0x0014, 0x0280);
  453. }
  454. if (dev->phy.rev <= 4)
  455. b43_phy_write(dev, 0x0010, 0xE000);
  456. else
  457. b43_phy_write(dev, 0x0010, 0x2000);
  458. b43_ofdmtab_write16(dev, B43_OFDMTAB_DC, 1, 0x0039);
  459. b43_ofdmtab_write16(dev, B43_OFDMTAB_UNKNOWN_APHY, 7, 0x0040);
  460. }
  461. }
  462. static void b43_wa_boards_g(struct b43_wldev *dev)
  463. {
  464. struct ssb_bus *bus = dev->dev->bus;
  465. struct b43_phy *phy = &dev->phy;
  466. if (bus->boardinfo.vendor != SSB_BOARDVENDOR_BCM ||
  467. bus->boardinfo.type != SSB_BOARD_BU4306 ||
  468. bus->boardinfo.rev != 0x17) {
  469. if (phy->rev < 2) {
  470. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX_R1, 1, 0x0002);
  471. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX_R1, 2, 0x0001);
  472. } else {
  473. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 1, 0x0002);
  474. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 2, 0x0001);
  475. if ((bus->sprom.boardflags_lo & B43_BFL_EXTLNA) &&
  476. (phy->rev >= 7)) {
  477. b43_phy_write(dev, B43_PHY_EXTG(0x11),
  478. b43_phy_read(dev, B43_PHY_EXTG(0x11)) & 0xF7FF);
  479. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 0x0020, 0x0001);
  480. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 0x0021, 0x0001);
  481. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 0x0022, 0x0001);
  482. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 0x0023, 0x0000);
  483. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 0x0000, 0x0000);
  484. b43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 0x0003, 0x0002);
  485. }
  486. }
  487. }
  488. if (bus->sprom.boardflags_lo & B43_BFL_FEM) {
  489. b43_phy_write(dev, B43_PHY_GTABCTL, 0x3120);
  490. b43_phy_write(dev, B43_PHY_GTABDATA, 0xC480);
  491. }
  492. }
  493. void b43_wa_all(struct b43_wldev *dev)
  494. {
  495. struct b43_phy *phy = &dev->phy;
  496. if (phy->type == B43_PHYTYPE_A) {
  497. switch (phy->rev) {
  498. case 2:
  499. b43_wa_papd(dev);
  500. b43_wa_auxclipthr(dev);
  501. b43_wa_afcdac(dev);
  502. b43_wa_txdc_offset(dev);
  503. b43_wa_initgains(dev);
  504. b43_wa_divider(dev);
  505. b43_wa_gt(dev);
  506. b43_wa_rssi_lt(dev);
  507. b43_wa_analog(dev);
  508. b43_wa_dac(dev);
  509. b43_wa_fft(dev);
  510. b43_wa_nft(dev);
  511. b43_wa_rt(dev);
  512. b43_wa_nst(dev);
  513. b43_wa_art(dev);
  514. b43_wa_txlna_gain(dev);
  515. b43_wa_crs_reset(dev);
  516. b43_wa_2060txlna_gain(dev);
  517. b43_wa_lms(dev);
  518. break;
  519. case 3:
  520. b43_wa_papd(dev);
  521. b43_wa_mixedsignal(dev);
  522. b43_wa_rssi_lt(dev);
  523. b43_wa_txdc_offset(dev);
  524. b43_wa_initgains(dev);
  525. b43_wa_dac(dev);
  526. b43_wa_nft(dev);
  527. b43_wa_nst(dev);
  528. b43_wa_msst(dev);
  529. b43_wa_analog(dev);
  530. b43_wa_gt(dev);
  531. b43_wa_txpuoff_rxpuon(dev);
  532. b43_wa_txlna_gain(dev);
  533. break;
  534. case 5:
  535. b43_wa_iqadc(dev);
  536. case 6:
  537. b43_wa_papd(dev);
  538. b43_wa_rssi_lt(dev);
  539. b43_wa_txdc_offset(dev);
  540. b43_wa_initgains(dev);
  541. b43_wa_dac(dev);
  542. b43_wa_nft(dev);
  543. b43_wa_nst(dev);
  544. b43_wa_msst(dev);
  545. b43_wa_analog(dev);
  546. b43_wa_gt(dev);
  547. b43_wa_txpuoff_rxpuon(dev);
  548. b43_wa_txlna_gain(dev);
  549. break;
  550. case 7:
  551. b43_wa_iqadc(dev);
  552. b43_wa_papd(dev);
  553. b43_wa_rssi_lt(dev);
  554. b43_wa_txdc_offset(dev);
  555. b43_wa_initgains(dev);
  556. b43_wa_dac(dev);
  557. b43_wa_nft(dev);
  558. b43_wa_nst(dev);
  559. b43_wa_msst(dev);
  560. b43_wa_analog(dev);
  561. b43_wa_gt(dev);
  562. b43_wa_txpuoff_rxpuon(dev);
  563. b43_wa_txlna_gain(dev);
  564. b43_wa_rssi_adc(dev);
  565. default:
  566. B43_WARN_ON(1);
  567. }
  568. b43_wa_boards_a(dev);
  569. } else if (phy->type == B43_PHYTYPE_G) {
  570. switch (phy->rev) {
  571. case 1://XXX review rev1
  572. b43_wa_crs_ed(dev);
  573. b43_wa_crs_thr(dev);
  574. b43_wa_crs_blank(dev);
  575. b43_wa_cck_shiftbits(dev);
  576. b43_wa_fft(dev);
  577. b43_wa_nft(dev);
  578. b43_wa_rt(dev);
  579. b43_wa_nst(dev);
  580. b43_wa_art(dev);
  581. b43_wa_wrssi_offset(dev);
  582. b43_wa_altagc(dev);
  583. break;
  584. case 2:
  585. case 6:
  586. case 7:
  587. case 8:
  588. case 9:
  589. b43_wa_tr_ltov(dev);
  590. b43_wa_crs_ed(dev);
  591. b43_wa_rssi_lt(dev);
  592. b43_wa_nft(dev);
  593. b43_wa_nst(dev);
  594. b43_wa_msst(dev);
  595. b43_wa_wrssi_offset(dev);
  596. b43_wa_altagc(dev);
  597. b43_wa_analog(dev);
  598. b43_wa_txpuoff_rxpuon(dev);
  599. break;
  600. default:
  601. B43_WARN_ON(1);
  602. }
  603. b43_wa_boards_g(dev);
  604. } else { /* No N PHY support so far */
  605. B43_WARN_ON(1);
  606. }
  607. b43_wa_cpll_nonpilot(dev);
  608. }