3c359.c 58 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811
  1. /*
  2. * 3c359.c (c) 2000 Mike Phillips (mikep@linuxtr.net) All Rights Reserved
  3. *
  4. * Linux driver for 3Com 3c359 Tokenlink Velocity XL PCI NIC
  5. *
  6. * Base Driver Olympic:
  7. * Written 1999 Peter De Schrijver & Mike Phillips
  8. *
  9. * This software may be used and distributed according to the terms
  10. * of the GNU General Public License, incorporated herein by reference.
  11. *
  12. * 7/17/00 - Clean up, version number 0.9.0. Ready to release to the world.
  13. *
  14. * 2/16/01 - Port up to kernel 2.4.2 ready for submission into the kernel.
  15. * 3/05/01 - Last clean up stuff before submission.
  16. * 2/15/01 - Finally, update to new pci api.
  17. *
  18. * To Do:
  19. */
  20. /*
  21. * Technical Card Details
  22. *
  23. * All access to data is done with 16/8 bit transfers. The transfer
  24. * method really sucks. You can only read or write one location at a time.
  25. *
  26. * Also, the microcode for the card must be uploaded if the card does not have
  27. * the flashrom on board. This is a 28K bloat in the driver when compiled
  28. * as a module.
  29. *
  30. * Rx is very simple, status into a ring of descriptors, dma data transfer,
  31. * interrupts to tell us when a packet is received.
  32. *
  33. * Tx is a little more interesting. Similar scenario, descriptor and dma data
  34. * transfers, but we don't have to interrupt the card to tell it another packet
  35. * is ready for transmission, we are just doing simple memory writes, not io or mmio
  36. * writes. The card can be set up to simply poll on the next
  37. * descriptor pointer and when this value is non-zero will automatically download
  38. * the next packet. The card then interrupts us when the packet is done.
  39. *
  40. */
  41. #define XL_DEBUG 0
  42. #include <linux/jiffies.h>
  43. #include <linux/module.h>
  44. #include <linux/kernel.h>
  45. #include <linux/errno.h>
  46. #include <linux/timer.h>
  47. #include <linux/in.h>
  48. #include <linux/ioport.h>
  49. #include <linux/string.h>
  50. #include <linux/proc_fs.h>
  51. #include <linux/ptrace.h>
  52. #include <linux/skbuff.h>
  53. #include <linux/interrupt.h>
  54. #include <linux/delay.h>
  55. #include <linux/netdevice.h>
  56. #include <linux/trdevice.h>
  57. #include <linux/stddef.h>
  58. #include <linux/init.h>
  59. #include <linux/pci.h>
  60. #include <linux/spinlock.h>
  61. #include <linux/bitops.h>
  62. #include <net/checksum.h>
  63. #include <asm/io.h>
  64. #include <asm/system.h>
  65. #include "3c359.h"
  66. static char version[] __devinitdata =
  67. "3c359.c v1.2.0 2/17/01 - Mike Phillips (mikep@linuxtr.net)" ;
  68. MODULE_AUTHOR("Mike Phillips <mikep@linuxtr.net>") ;
  69. MODULE_DESCRIPTION("3Com 3C359 Velocity XL Token Ring Adapter Driver \n") ;
  70. /* Module paramters */
  71. /* Ring Speed 0,4,16
  72. * 0 = Autosense
  73. * 4,16 = Selected speed only, no autosense
  74. * This allows the card to be the first on the ring
  75. * and become the active monitor.
  76. *
  77. * WARNING: Some hubs will allow you to insert
  78. * at the wrong speed.
  79. *
  80. * The adapter will _not_ fail to open if there are no
  81. * active monitors on the ring, it will simply open up in
  82. * its last known ringspeed if no ringspeed is specified.
  83. */
  84. static int ringspeed[XL_MAX_ADAPTERS] = {0,} ;
  85. module_param_array(ringspeed, int, NULL, 0);
  86. MODULE_PARM_DESC(ringspeed,"3c359: Ringspeed selection - 4,16 or 0") ;
  87. /* Packet buffer size */
  88. static int pkt_buf_sz[XL_MAX_ADAPTERS] = {0,} ;
  89. module_param_array(pkt_buf_sz, int, NULL, 0) ;
  90. MODULE_PARM_DESC(pkt_buf_sz,"3c359: Initial buffer size") ;
  91. /* Message Level */
  92. static int message_level[XL_MAX_ADAPTERS] = {0,} ;
  93. module_param_array(message_level, int, NULL, 0) ;
  94. MODULE_PARM_DESC(message_level, "3c359: Level of reported messages") ;
  95. /*
  96. * This is a real nasty way of doing this, but otherwise you
  97. * will be stuck with 1555 lines of hex #'s in the code.
  98. */
  99. #include "3c359_microcode.h"
  100. static struct pci_device_id xl_pci_tbl[] =
  101. {
  102. {PCI_VENDOR_ID_3COM,PCI_DEVICE_ID_3COM_3C359, PCI_ANY_ID, PCI_ANY_ID, },
  103. { } /* terminate list */
  104. };
  105. MODULE_DEVICE_TABLE(pci,xl_pci_tbl) ;
  106. static int xl_init(struct net_device *dev);
  107. static int xl_open(struct net_device *dev);
  108. static int xl_open_hw(struct net_device *dev) ;
  109. static int xl_hw_reset(struct net_device *dev);
  110. static int xl_xmit(struct sk_buff *skb, struct net_device *dev);
  111. static void xl_dn_comp(struct net_device *dev);
  112. static int xl_close(struct net_device *dev);
  113. static void xl_set_rx_mode(struct net_device *dev);
  114. static irqreturn_t xl_interrupt(int irq, void *dev_id);
  115. static int xl_set_mac_address(struct net_device *dev, void *addr) ;
  116. static void xl_arb_cmd(struct net_device *dev);
  117. static void xl_asb_cmd(struct net_device *dev) ;
  118. static void xl_srb_cmd(struct net_device *dev, int srb_cmd) ;
  119. static void xl_wait_misr_flags(struct net_device *dev) ;
  120. static int xl_change_mtu(struct net_device *dev, int mtu);
  121. static void xl_srb_bh(struct net_device *dev) ;
  122. static void xl_asb_bh(struct net_device *dev) ;
  123. static void xl_reset(struct net_device *dev) ;
  124. static void xl_freemem(struct net_device *dev) ;
  125. /* EEProm Access Functions */
  126. static u16 xl_ee_read(struct net_device *dev, int ee_addr) ;
  127. static void xl_ee_write(struct net_device *dev, int ee_addr, u16 ee_value) ;
  128. /* Debugging functions */
  129. #if XL_DEBUG
  130. static void print_tx_state(struct net_device *dev) ;
  131. static void print_rx_state(struct net_device *dev) ;
  132. static void print_tx_state(struct net_device *dev)
  133. {
  134. struct xl_private *xl_priv = netdev_priv(dev);
  135. struct xl_tx_desc *txd ;
  136. u8 __iomem *xl_mmio = xl_priv->xl_mmio ;
  137. int i ;
  138. printk("tx_ring_head: %d, tx_ring_tail: %d, free_ent: %d \n",xl_priv->tx_ring_head,
  139. xl_priv->tx_ring_tail, xl_priv->free_ring_entries) ;
  140. printk("Ring , Address , FSH , DnNextPtr, Buffer, Buffer_Len \n");
  141. for (i = 0; i < 16; i++) {
  142. txd = &(xl_priv->xl_tx_ring[i]) ;
  143. printk("%d, %08lx, %08x, %08x, %08x, %08x \n", i, virt_to_bus(txd),
  144. txd->framestartheader, txd->dnnextptr, txd->buffer, txd->buffer_length ) ;
  145. }
  146. printk("DNLISTPTR = %04x \n", readl(xl_mmio + MMIO_DNLISTPTR) );
  147. printk("DmaCtl = %04x \n", readl(xl_mmio + MMIO_DMA_CTRL) );
  148. printk("Queue status = %0x \n",netif_running(dev) ) ;
  149. }
  150. static void print_rx_state(struct net_device *dev)
  151. {
  152. struct xl_private *xl_priv = netdev_priv(dev);
  153. struct xl_rx_desc *rxd ;
  154. u8 __iomem *xl_mmio = xl_priv->xl_mmio ;
  155. int i ;
  156. printk("rx_ring_tail: %d \n", xl_priv->rx_ring_tail) ;
  157. printk("Ring , Address , FrameState , UPNextPtr, FragAddr, Frag_Len \n");
  158. for (i = 0; i < 16; i++) {
  159. /* rxd = (struct xl_rx_desc *)xl_priv->rx_ring_dma_addr + (i * sizeof(struct xl_rx_desc)) ; */
  160. rxd = &(xl_priv->xl_rx_ring[i]) ;
  161. printk("%d, %08lx, %08x, %08x, %08x, %08x \n", i, virt_to_bus(rxd),
  162. rxd->framestatus, rxd->upnextptr, rxd->upfragaddr, rxd->upfraglen ) ;
  163. }
  164. printk("UPLISTPTR = %04x \n", readl(xl_mmio + MMIO_UPLISTPTR) );
  165. printk("DmaCtl = %04x \n", readl(xl_mmio + MMIO_DMA_CTRL) );
  166. printk("Queue status = %0x \n",netif_running(dev) ) ;
  167. }
  168. #endif
  169. /*
  170. * Read values from the on-board EEProm. This looks very strange
  171. * but you have to wait for the EEProm to get/set the value before
  172. * passing/getting the next value from the nic. As with all requests
  173. * on this nic it has to be done in two stages, a) tell the nic which
  174. * memory address you want to access and b) pass/get the value from the nic.
  175. * With the EEProm, you have to wait before and inbetween access a) and b).
  176. * As this is only read at initialization time and the wait period is very
  177. * small we shouldn't have to worry about scheduling issues.
  178. */
  179. static u16 xl_ee_read(struct net_device *dev, int ee_addr)
  180. {
  181. struct xl_private *xl_priv = netdev_priv(dev);
  182. u8 __iomem *xl_mmio = xl_priv->xl_mmio ;
  183. /* Wait for EEProm to not be busy */
  184. writel(IO_WORD_READ | EECONTROL, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  185. while ( readw(xl_mmio + MMIO_MACDATA) & EEBUSY ) ;
  186. /* Tell EEProm what we want to do and where */
  187. writel(IO_WORD_WRITE | EECONTROL, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  188. writew(EEREAD + ee_addr, xl_mmio + MMIO_MACDATA) ;
  189. /* Wait for EEProm to not be busy */
  190. writel(IO_WORD_READ | EECONTROL, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  191. while ( readw(xl_mmio + MMIO_MACDATA) & EEBUSY ) ;
  192. /* Tell EEProm what we want to do and where */
  193. writel(IO_WORD_WRITE | EECONTROL , xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  194. writew(EEREAD + ee_addr, xl_mmio + MMIO_MACDATA) ;
  195. /* Finally read the value from the EEProm */
  196. writel(IO_WORD_READ | EEDATA , xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  197. return readw(xl_mmio + MMIO_MACDATA) ;
  198. }
  199. /*
  200. * Write values to the onboard eeprom. As with eeprom read you need to
  201. * set which location to write, wait, value to write, wait, with the
  202. * added twist of having to enable eeprom writes as well.
  203. */
  204. static void xl_ee_write(struct net_device *dev, int ee_addr, u16 ee_value)
  205. {
  206. struct xl_private *xl_priv = netdev_priv(dev);
  207. u8 __iomem *xl_mmio = xl_priv->xl_mmio ;
  208. /* Wait for EEProm to not be busy */
  209. writel(IO_WORD_READ | EECONTROL, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  210. while ( readw(xl_mmio + MMIO_MACDATA) & EEBUSY ) ;
  211. /* Enable write/erase */
  212. writel(IO_WORD_WRITE | EECONTROL, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  213. writew(EE_ENABLE_WRITE, xl_mmio + MMIO_MACDATA) ;
  214. /* Wait for EEProm to not be busy */
  215. writel(IO_WORD_READ | EECONTROL, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  216. while ( readw(xl_mmio + MMIO_MACDATA) & EEBUSY ) ;
  217. /* Put the value we want to write into EEDATA */
  218. writel(IO_WORD_WRITE | EEDATA, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  219. writew(ee_value, xl_mmio + MMIO_MACDATA) ;
  220. /* Tell EEProm to write eevalue into ee_addr */
  221. writel(IO_WORD_WRITE | EECONTROL, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  222. writew(EEWRITE + ee_addr, xl_mmio + MMIO_MACDATA) ;
  223. /* Wait for EEProm to not be busy, to ensure write gets done */
  224. writel(IO_WORD_READ | EECONTROL, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  225. while ( readw(xl_mmio + MMIO_MACDATA) & EEBUSY ) ;
  226. return ;
  227. }
  228. static int __devinit xl_probe(struct pci_dev *pdev,
  229. const struct pci_device_id *ent)
  230. {
  231. struct net_device *dev ;
  232. struct xl_private *xl_priv ;
  233. static int card_no = -1 ;
  234. int i ;
  235. card_no++ ;
  236. if (pci_enable_device(pdev)) {
  237. return -ENODEV ;
  238. }
  239. pci_set_master(pdev);
  240. if ((i = pci_request_regions(pdev,"3c359"))) {
  241. return i ;
  242. } ;
  243. /*
  244. * Allowing init_trdev to allocate the private data will align
  245. * xl_private on a 32 bytes boundary which we need for the rx/tx
  246. * descriptors
  247. */
  248. dev = alloc_trdev(sizeof(struct xl_private)) ;
  249. if (!dev) {
  250. pci_release_regions(pdev) ;
  251. return -ENOMEM ;
  252. }
  253. xl_priv = netdev_priv(dev);
  254. #if XL_DEBUG
  255. printk("pci_device: %p, dev:%p, dev->priv: %p, ba[0]: %10x, ba[1]:%10x\n",
  256. pdev, dev, netdev_priv(dev), (unsigned int)pdev->resource[0].start, (unsigned int)pdev->resource[1].start);
  257. #endif
  258. dev->irq=pdev->irq;
  259. dev->base_addr=pci_resource_start(pdev,0) ;
  260. xl_priv->xl_card_name = pci_name(pdev);
  261. xl_priv->xl_mmio=ioremap(pci_resource_start(pdev,1), XL_IO_SPACE);
  262. xl_priv->pdev = pdev ;
  263. if ((pkt_buf_sz[card_no] < 100) || (pkt_buf_sz[card_no] > 18000) )
  264. xl_priv->pkt_buf_sz = PKT_BUF_SZ ;
  265. else
  266. xl_priv->pkt_buf_sz = pkt_buf_sz[card_no] ;
  267. dev->mtu = xl_priv->pkt_buf_sz - TR_HLEN ;
  268. xl_priv->xl_ring_speed = ringspeed[card_no] ;
  269. xl_priv->xl_message_level = message_level[card_no] ;
  270. xl_priv->xl_functional_addr[0] = xl_priv->xl_functional_addr[1] = xl_priv->xl_functional_addr[2] = xl_priv->xl_functional_addr[3] = 0 ;
  271. xl_priv->xl_copy_all_options = 0 ;
  272. if((i = xl_init(dev))) {
  273. iounmap(xl_priv->xl_mmio) ;
  274. free_netdev(dev) ;
  275. pci_release_regions(pdev) ;
  276. return i ;
  277. }
  278. dev->open=&xl_open;
  279. dev->hard_start_xmit=&xl_xmit;
  280. dev->change_mtu=&xl_change_mtu;
  281. dev->stop=&xl_close;
  282. dev->do_ioctl=NULL;
  283. dev->set_multicast_list=&xl_set_rx_mode;
  284. dev->set_mac_address=&xl_set_mac_address ;
  285. SET_NETDEV_DEV(dev, &pdev->dev);
  286. pci_set_drvdata(pdev,dev) ;
  287. if ((i = register_netdev(dev))) {
  288. printk(KERN_ERR "3C359, register netdev failed\n") ;
  289. pci_set_drvdata(pdev,NULL) ;
  290. iounmap(xl_priv->xl_mmio) ;
  291. free_netdev(dev) ;
  292. pci_release_regions(pdev) ;
  293. return i ;
  294. }
  295. printk(KERN_INFO "3C359: %s registered as: %s\n",xl_priv->xl_card_name,dev->name) ;
  296. return 0;
  297. }
  298. static int __devinit xl_init(struct net_device *dev)
  299. {
  300. struct xl_private *xl_priv = netdev_priv(dev);
  301. printk(KERN_INFO "%s \n", version);
  302. printk(KERN_INFO "%s: I/O at %hx, MMIO at %p, using irq %d\n",
  303. xl_priv->xl_card_name, (unsigned int)dev->base_addr ,xl_priv->xl_mmio, dev->irq);
  304. spin_lock_init(&xl_priv->xl_lock) ;
  305. return xl_hw_reset(dev) ;
  306. }
  307. /*
  308. * Hardware reset. This needs to be a separate entity as we need to reset the card
  309. * when we change the EEProm settings.
  310. */
  311. static int xl_hw_reset(struct net_device *dev)
  312. {
  313. struct xl_private *xl_priv = netdev_priv(dev);
  314. u8 __iomem *xl_mmio = xl_priv->xl_mmio ;
  315. unsigned long t ;
  316. u16 i ;
  317. u16 result_16 ;
  318. u8 result_8 ;
  319. u16 start ;
  320. int j ;
  321. /*
  322. * Reset the card. If the card has got the microcode on board, we have
  323. * missed the initialization interrupt, so we must always do this.
  324. */
  325. writew( GLOBAL_RESET, xl_mmio + MMIO_COMMAND ) ;
  326. /*
  327. * Must wait for cmdInProgress bit (12) to clear before continuing with
  328. * card configuration.
  329. */
  330. t=jiffies;
  331. while (readw(xl_mmio + MMIO_INTSTATUS) & INTSTAT_CMD_IN_PROGRESS) {
  332. schedule();
  333. if (time_after(jiffies, t + 40 * HZ)) {
  334. printk(KERN_ERR "%s: 3COM 3C359 Velocity XL card not responding to global reset.\n", dev->name);
  335. return -ENODEV;
  336. }
  337. }
  338. /*
  339. * Enable pmbar by setting bit in CPAttention
  340. */
  341. writel( (IO_BYTE_READ | CPATTENTION), xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  342. result_8 = readb(xl_mmio + MMIO_MACDATA) ;
  343. result_8 = result_8 | CPA_PMBARVIS ;
  344. writel( (IO_BYTE_WRITE | CPATTENTION), xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  345. writeb(result_8, xl_mmio + MMIO_MACDATA) ;
  346. /*
  347. * Read cpHold bit in pmbar, if cleared we have got Flashrom on board.
  348. * If not, we need to upload the microcode to the card
  349. */
  350. writel( (IO_WORD_READ | PMBAR),xl_mmio + MMIO_MAC_ACCESS_CMD);
  351. #if XL_DEBUG
  352. printk(KERN_INFO "Read from PMBAR = %04x \n", readw(xl_mmio + MMIO_MACDATA)) ;
  353. #endif
  354. if ( readw( (xl_mmio + MMIO_MACDATA)) & PMB_CPHOLD ) {
  355. /* Set PmBar, privateMemoryBase bits (8:2) to 0 */
  356. writel( (IO_WORD_READ | PMBAR),xl_mmio + MMIO_MAC_ACCESS_CMD);
  357. result_16 = readw(xl_mmio + MMIO_MACDATA) ;
  358. result_16 = result_16 & ~((0x7F) << 2) ;
  359. writel( (IO_WORD_WRITE | PMBAR), xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  360. writew(result_16,xl_mmio + MMIO_MACDATA) ;
  361. /* Set CPAttention, memWrEn bit */
  362. writel( (IO_BYTE_READ | CPATTENTION), xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  363. result_8 = readb(xl_mmio + MMIO_MACDATA) ;
  364. result_8 = result_8 | CPA_MEMWREN ;
  365. writel( (IO_BYTE_WRITE | CPATTENTION), xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  366. writeb(result_8, xl_mmio + MMIO_MACDATA) ;
  367. /*
  368. * Now to write the microcode into the shared ram
  369. * The microcode must finish at position 0xFFFF, so we must subtract
  370. * to get the start position for the code
  371. */
  372. start = (0xFFFF - (mc_size) + 1 ) ; /* Looks strange but ensures compiler only uses 16 bit unsigned int for this */
  373. printk(KERN_INFO "3C359: Uploading Microcode: ");
  374. for (i = start, j = 0; j < mc_size; i++, j++) {
  375. writel(MEM_BYTE_WRITE | 0XD0000 | i, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  376. writeb(microcode[j],xl_mmio + MMIO_MACDATA) ;
  377. if (j % 1024 == 0)
  378. printk(".");
  379. }
  380. printk("\n") ;
  381. for (i=0;i < 16; i++) {
  382. writel( (MEM_BYTE_WRITE | 0xDFFF0) + i, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  383. writeb(microcode[mc_size - 16 + i], xl_mmio + MMIO_MACDATA) ;
  384. }
  385. /*
  386. * Have to write the start address of the upload to FFF4, but
  387. * the address must be >> 4. You do not want to know how long
  388. * it took me to discover this.
  389. */
  390. writel(MEM_WORD_WRITE | 0xDFFF4, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  391. writew(start >> 4, xl_mmio + MMIO_MACDATA);
  392. /* Clear the CPAttention, memWrEn Bit */
  393. writel( (IO_BYTE_READ | CPATTENTION), xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  394. result_8 = readb(xl_mmio + MMIO_MACDATA) ;
  395. result_8 = result_8 & ~CPA_MEMWREN ;
  396. writel( (IO_BYTE_WRITE | CPATTENTION), xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  397. writeb(result_8, xl_mmio + MMIO_MACDATA) ;
  398. /* Clear the cpHold bit in pmbar */
  399. writel( (IO_WORD_READ | PMBAR),xl_mmio + MMIO_MAC_ACCESS_CMD);
  400. result_16 = readw(xl_mmio + MMIO_MACDATA) ;
  401. result_16 = result_16 & ~PMB_CPHOLD ;
  402. writel( (IO_WORD_WRITE | PMBAR), xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  403. writew(result_16,xl_mmio + MMIO_MACDATA) ;
  404. } /* If microcode upload required */
  405. /*
  406. * The card should now go though a self test procedure and get itself ready
  407. * to be opened, we must wait for an srb response with the initialization
  408. * information.
  409. */
  410. #if XL_DEBUG
  411. printk(KERN_INFO "%s: Microcode uploaded, must wait for the self test to complete\n", dev->name);
  412. #endif
  413. writew(SETINDENABLE | 0xFFF, xl_mmio + MMIO_COMMAND) ;
  414. t=jiffies;
  415. while ( !(readw(xl_mmio + MMIO_INTSTATUS_AUTO) & INTSTAT_SRB) ) {
  416. schedule();
  417. if (time_after(jiffies, t + 15 * HZ)) {
  418. printk(KERN_ERR "3COM 3C359 Velocity XL card not responding.\n");
  419. return -ENODEV;
  420. }
  421. }
  422. /*
  423. * Write the RxBufArea with D000, RxEarlyThresh, TxStartThresh,
  424. * DnPriReqThresh, read the tech docs if you want to know what
  425. * values they need to be.
  426. */
  427. writel(MMIO_WORD_WRITE | RXBUFAREA, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  428. writew(0xD000, xl_mmio + MMIO_MACDATA) ;
  429. writel(MMIO_WORD_WRITE | RXEARLYTHRESH, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  430. writew(0X0020, xl_mmio + MMIO_MACDATA) ;
  431. writew( SETTXSTARTTHRESH | 0x40 , xl_mmio + MMIO_COMMAND) ;
  432. writeb(0x04, xl_mmio + MMIO_DNBURSTTHRESH) ;
  433. writeb(0x04, xl_mmio + DNPRIREQTHRESH) ;
  434. /*
  435. * Read WRBR to provide the location of the srb block, have to use byte reads not word reads.
  436. * Tech docs have this wrong !!!!
  437. */
  438. writel(MMIO_BYTE_READ | WRBR, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  439. xl_priv->srb = readb(xl_mmio + MMIO_MACDATA) << 8 ;
  440. writel( (MMIO_BYTE_READ | WRBR) + 1, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  441. xl_priv->srb = xl_priv->srb | readb(xl_mmio + MMIO_MACDATA) ;
  442. #if XL_DEBUG
  443. writel(IO_WORD_READ | SWITCHSETTINGS, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  444. if ( readw(xl_mmio + MMIO_MACDATA) & 2) {
  445. printk(KERN_INFO "Default ring speed 4 mbps \n") ;
  446. } else {
  447. printk(KERN_INFO "Default ring speed 16 mbps \n") ;
  448. }
  449. printk(KERN_INFO "%s: xl_priv->srb = %04x\n",xl_priv->xl_card_name, xl_priv->srb);
  450. #endif
  451. return 0;
  452. }
  453. static int xl_open(struct net_device *dev)
  454. {
  455. struct xl_private *xl_priv=netdev_priv(dev);
  456. u8 __iomem *xl_mmio = xl_priv->xl_mmio ;
  457. u8 i ;
  458. __le16 hwaddr[3] ; /* Should be u8[6] but we get word return values */
  459. int open_err ;
  460. u16 switchsettings, switchsettings_eeprom ;
  461. if(request_irq(dev->irq, &xl_interrupt, IRQF_SHARED , "3c359", dev)) {
  462. return -EAGAIN;
  463. }
  464. /*
  465. * Read the information from the EEPROM that we need.
  466. */
  467. hwaddr[0] = cpu_to_le16(xl_ee_read(dev,0x10));
  468. hwaddr[1] = cpu_to_le16(xl_ee_read(dev,0x11));
  469. hwaddr[2] = cpu_to_le16(xl_ee_read(dev,0x12));
  470. /* Ring speed */
  471. switchsettings_eeprom = xl_ee_read(dev,0x08) ;
  472. switchsettings = switchsettings_eeprom ;
  473. if (xl_priv->xl_ring_speed != 0) {
  474. if (xl_priv->xl_ring_speed == 4)
  475. switchsettings = switchsettings | 0x02 ;
  476. else
  477. switchsettings = switchsettings & ~0x02 ;
  478. }
  479. /* Only write EEProm if there has been a change */
  480. if (switchsettings != switchsettings_eeprom) {
  481. xl_ee_write(dev,0x08,switchsettings) ;
  482. /* Hardware reset after changing EEProm */
  483. xl_hw_reset(dev) ;
  484. }
  485. memcpy(dev->dev_addr,hwaddr,dev->addr_len) ;
  486. open_err = xl_open_hw(dev) ;
  487. /*
  488. * This really needs to be cleaned up with better error reporting.
  489. */
  490. if (open_err != 0) { /* Something went wrong with the open command */
  491. if (open_err & 0x07) { /* Wrong speed, retry at different speed */
  492. printk(KERN_WARNING "%s: Open Error, retrying at different ringspeed \n", dev->name) ;
  493. switchsettings = switchsettings ^ 2 ;
  494. xl_ee_write(dev,0x08,switchsettings) ;
  495. xl_hw_reset(dev) ;
  496. open_err = xl_open_hw(dev) ;
  497. if (open_err != 0) {
  498. printk(KERN_WARNING "%s: Open error returned a second time, we're bombing out now\n", dev->name);
  499. free_irq(dev->irq,dev) ;
  500. return -ENODEV ;
  501. }
  502. } else {
  503. printk(KERN_WARNING "%s: Open Error = %04x\n", dev->name, open_err) ;
  504. free_irq(dev->irq,dev) ;
  505. return -ENODEV ;
  506. }
  507. }
  508. /*
  509. * Now to set up the Rx and Tx buffer structures
  510. */
  511. /* These MUST be on 8 byte boundaries */
  512. xl_priv->xl_tx_ring = kzalloc((sizeof(struct xl_tx_desc) * XL_TX_RING_SIZE) + 7, GFP_DMA | GFP_KERNEL);
  513. if (xl_priv->xl_tx_ring == NULL) {
  514. printk(KERN_WARNING "%s: Not enough memory to allocate tx buffers.\n",
  515. dev->name);
  516. free_irq(dev->irq,dev);
  517. return -ENOMEM;
  518. }
  519. xl_priv->xl_rx_ring = kzalloc((sizeof(struct xl_rx_desc) * XL_RX_RING_SIZE) +7, GFP_DMA | GFP_KERNEL);
  520. if (xl_priv->xl_rx_ring == NULL) {
  521. printk(KERN_WARNING "%s: Not enough memory to allocate rx buffers.\n",
  522. dev->name);
  523. free_irq(dev->irq,dev);
  524. kfree(xl_priv->xl_tx_ring);
  525. return -ENOMEM;
  526. }
  527. /* Setup Rx Ring */
  528. for (i=0 ; i < XL_RX_RING_SIZE ; i++) {
  529. struct sk_buff *skb ;
  530. skb = dev_alloc_skb(xl_priv->pkt_buf_sz) ;
  531. if (skb==NULL)
  532. break ;
  533. skb->dev = dev ;
  534. xl_priv->xl_rx_ring[i].upfragaddr = cpu_to_le32(pci_map_single(xl_priv->pdev, skb->data,xl_priv->pkt_buf_sz, PCI_DMA_FROMDEVICE));
  535. xl_priv->xl_rx_ring[i].upfraglen = cpu_to_le32(xl_priv->pkt_buf_sz) | RXUPLASTFRAG;
  536. xl_priv->rx_ring_skb[i] = skb ;
  537. }
  538. if (i==0) {
  539. printk(KERN_WARNING "%s: Not enough memory to allocate rx buffers. Adapter disabled \n",dev->name) ;
  540. free_irq(dev->irq,dev) ;
  541. kfree(xl_priv->xl_tx_ring);
  542. kfree(xl_priv->xl_rx_ring);
  543. return -EIO ;
  544. }
  545. xl_priv->rx_ring_no = i ;
  546. xl_priv->rx_ring_tail = 0 ;
  547. xl_priv->rx_ring_dma_addr = pci_map_single(xl_priv->pdev,xl_priv->xl_rx_ring, sizeof(struct xl_rx_desc) * XL_RX_RING_SIZE, PCI_DMA_TODEVICE) ;
  548. for (i=0;i<(xl_priv->rx_ring_no-1);i++) {
  549. xl_priv->xl_rx_ring[i].upnextptr = cpu_to_le32(xl_priv->rx_ring_dma_addr + (sizeof (struct xl_rx_desc) * (i+1)));
  550. }
  551. xl_priv->xl_rx_ring[i].upnextptr = 0 ;
  552. writel(xl_priv->rx_ring_dma_addr, xl_mmio + MMIO_UPLISTPTR) ;
  553. /* Setup Tx Ring */
  554. xl_priv->tx_ring_dma_addr = pci_map_single(xl_priv->pdev,xl_priv->xl_tx_ring, sizeof(struct xl_tx_desc) * XL_TX_RING_SIZE,PCI_DMA_TODEVICE) ;
  555. xl_priv->tx_ring_head = 1 ;
  556. xl_priv->tx_ring_tail = 255 ; /* Special marker for first packet */
  557. xl_priv->free_ring_entries = XL_TX_RING_SIZE ;
  558. /*
  559. * Setup the first dummy DPD entry for polling to start working.
  560. */
  561. xl_priv->xl_tx_ring[0].framestartheader = TXDPDEMPTY;
  562. xl_priv->xl_tx_ring[0].buffer = 0 ;
  563. xl_priv->xl_tx_ring[0].buffer_length = 0 ;
  564. xl_priv->xl_tx_ring[0].dnnextptr = 0 ;
  565. writel(xl_priv->tx_ring_dma_addr, xl_mmio + MMIO_DNLISTPTR) ;
  566. writel(DNUNSTALL, xl_mmio + MMIO_COMMAND) ;
  567. writel(UPUNSTALL, xl_mmio + MMIO_COMMAND) ;
  568. writel(DNENABLE, xl_mmio + MMIO_COMMAND) ;
  569. writeb(0x40, xl_mmio + MMIO_DNPOLL) ;
  570. /*
  571. * Enable interrupts on the card
  572. */
  573. writel(SETINTENABLE | INT_MASK, xl_mmio + MMIO_COMMAND) ;
  574. writel(SETINDENABLE | INT_MASK, xl_mmio + MMIO_COMMAND) ;
  575. netif_start_queue(dev) ;
  576. return 0;
  577. }
  578. static int xl_open_hw(struct net_device *dev)
  579. {
  580. struct xl_private *xl_priv=netdev_priv(dev);
  581. u8 __iomem *xl_mmio = xl_priv->xl_mmio ;
  582. u16 vsoff ;
  583. char ver_str[33];
  584. int open_err ;
  585. int i ;
  586. unsigned long t ;
  587. /*
  588. * Okay, let's build up the Open.NIC srb command
  589. *
  590. */
  591. writel( (MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb), xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  592. writeb(OPEN_NIC, xl_mmio + MMIO_MACDATA) ;
  593. /*
  594. * Use this as a test byte, if it comes back with the same value, the command didn't work
  595. */
  596. writel( (MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb)+ 2, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  597. writeb(0xff,xl_mmio + MMIO_MACDATA) ;
  598. /* Open options */
  599. writel( (MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb) + 8, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  600. writeb(0x00, xl_mmio + MMIO_MACDATA) ;
  601. writel( (MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb) + 9, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  602. writeb(0x00, xl_mmio + MMIO_MACDATA) ;
  603. /*
  604. * Node address, be careful here, the docs say you can just put zeros here and it will use
  605. * the hardware address, it doesn't, you must include the node address in the open command.
  606. */
  607. if (xl_priv->xl_laa[0]) { /* If using a LAA address */
  608. for (i=10;i<16;i++) {
  609. writel( (MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb) + i, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  610. writeb(xl_priv->xl_laa[i-10],xl_mmio + MMIO_MACDATA) ;
  611. }
  612. memcpy(dev->dev_addr,xl_priv->xl_laa,dev->addr_len) ;
  613. } else { /* Regular hardware address */
  614. for (i=10;i<16;i++) {
  615. writel( (MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb) + i, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  616. writeb(dev->dev_addr[i-10], xl_mmio + MMIO_MACDATA) ;
  617. }
  618. }
  619. /* Default everything else to 0 */
  620. for (i = 16; i < 34; i++) {
  621. writel( (MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb) + i, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  622. writeb(0x00,xl_mmio + MMIO_MACDATA) ;
  623. }
  624. /*
  625. * Set the csrb bit in the MISR register
  626. */
  627. xl_wait_misr_flags(dev) ;
  628. writel(MEM_BYTE_WRITE | MF_CSRB, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  629. writeb(0xFF, xl_mmio + MMIO_MACDATA) ;
  630. writel(MMIO_BYTE_WRITE | MISR_SET, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  631. writeb(MISR_CSRB , xl_mmio + MMIO_MACDATA) ;
  632. /*
  633. * Now wait for the command to run
  634. */
  635. t=jiffies;
  636. while (! (readw(xl_mmio + MMIO_INTSTATUS) & INTSTAT_SRB)) {
  637. schedule();
  638. if (time_after(jiffies, t + 40 * HZ)) {
  639. printk(KERN_ERR "3COM 3C359 Velocity XL card not responding.\n");
  640. break ;
  641. }
  642. }
  643. /*
  644. * Let's interpret the open response
  645. */
  646. writel( (MEM_BYTE_READ | 0xD0000 | xl_priv->srb)+2, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  647. if (readb(xl_mmio + MMIO_MACDATA)!=0) {
  648. open_err = readb(xl_mmio + MMIO_MACDATA) << 8 ;
  649. writel( (MEM_BYTE_READ | 0xD0000 | xl_priv->srb) + 7, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  650. open_err |= readb(xl_mmio + MMIO_MACDATA) ;
  651. return open_err ;
  652. } else {
  653. writel( (MEM_WORD_READ | 0xD0000 | xl_priv->srb) + 8, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  654. xl_priv->asb = swab16(readw(xl_mmio + MMIO_MACDATA)) ;
  655. printk(KERN_INFO "%s: Adapter Opened Details: ",dev->name) ;
  656. printk("ASB: %04x",xl_priv->asb ) ;
  657. writel( (MEM_WORD_READ | 0xD0000 | xl_priv->srb) + 10, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  658. printk(", SRB: %04x",swab16(readw(xl_mmio + MMIO_MACDATA)) ) ;
  659. writel( (MEM_WORD_READ | 0xD0000 | xl_priv->srb) + 12, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  660. xl_priv->arb = swab16(readw(xl_mmio + MMIO_MACDATA)) ;
  661. printk(", ARB: %04x \n",xl_priv->arb ) ;
  662. writel( (MEM_WORD_READ | 0xD0000 | xl_priv->srb) + 14, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  663. vsoff = swab16(readw(xl_mmio + MMIO_MACDATA)) ;
  664. /*
  665. * Interesting, sending the individual characters directly to printk was causing klogd to use
  666. * use 100% of processor time, so we build up the string and print that instead.
  667. */
  668. for (i=0;i<0x20;i++) {
  669. writel( (MEM_BYTE_READ | 0xD0000 | vsoff) + i, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  670. ver_str[i] = readb(xl_mmio + MMIO_MACDATA) ;
  671. }
  672. ver_str[i] = '\0' ;
  673. printk(KERN_INFO "%s: Microcode version String: %s \n",dev->name,ver_str);
  674. }
  675. /*
  676. * Issue the AckInterrupt
  677. */
  678. writew(ACK_INTERRUPT | SRBRACK | LATCH_ACK, xl_mmio + MMIO_COMMAND) ;
  679. return 0 ;
  680. }
  681. /*
  682. * There are two ways of implementing rx on the 359 NIC, either
  683. * interrupt driven or polling. We are going to uses interrupts,
  684. * it is the easier way of doing things.
  685. *
  686. * The Rx works with a ring of Rx descriptors. At initialise time the ring
  687. * entries point to the next entry except for the last entry in the ring
  688. * which points to 0. The card is programmed with the location of the first
  689. * available descriptor and keeps reading the next_ptr until next_ptr is set
  690. * to 0. Hopefully with a ring size of 16 the card will never get to read a next_ptr
  691. * of 0. As the Rx interrupt is received we copy the frame up to the protocol layers
  692. * and then point the end of the ring to our current position and point our current
  693. * position to 0, therefore making the current position the last position on the ring.
  694. * The last position on the ring therefore loops continually loops around the rx ring.
  695. *
  696. * rx_ring_tail is the position on the ring to process next. (Think of a snake, the head
  697. * expands as the card adds new packets and we go around eating the tail processing the
  698. * packets.)
  699. *
  700. * Undoubtably it could be streamlined and improved upon, but at the moment it works
  701. * and the fast path through the routine is fine.
  702. *
  703. * adv_rx_ring could be inlined to increase performance, but its called a *lot* of times
  704. * in xl_rx so would increase the size of the function significantly.
  705. */
  706. static void adv_rx_ring(struct net_device *dev) /* Advance rx_ring, cut down on bloat in xl_rx */
  707. {
  708. struct xl_private *xl_priv=netdev_priv(dev);
  709. int n = xl_priv->rx_ring_tail;
  710. int prev_ring_loc;
  711. prev_ring_loc = (n + XL_RX_RING_SIZE - 1) & (XL_RX_RING_SIZE - 1);
  712. xl_priv->xl_rx_ring[prev_ring_loc].upnextptr = cpu_to_le32(xl_priv->rx_ring_dma_addr + (sizeof (struct xl_rx_desc) * n));
  713. xl_priv->xl_rx_ring[n].framestatus = 0;
  714. xl_priv->xl_rx_ring[n].upnextptr = 0;
  715. xl_priv->rx_ring_tail++;
  716. xl_priv->rx_ring_tail &= (XL_RX_RING_SIZE-1);
  717. }
  718. static void xl_rx(struct net_device *dev)
  719. {
  720. struct xl_private *xl_priv=netdev_priv(dev);
  721. u8 __iomem * xl_mmio = xl_priv->xl_mmio ;
  722. struct sk_buff *skb, *skb2 ;
  723. int frame_length = 0, copy_len = 0 ;
  724. int temp_ring_loc ;
  725. /*
  726. * Receive the next frame, loop around the ring until all frames
  727. * have been received.
  728. */
  729. while (xl_priv->xl_rx_ring[xl_priv->rx_ring_tail].framestatus & (RXUPDCOMPLETE | RXUPDFULL) ) { /* Descriptor to process */
  730. if (xl_priv->xl_rx_ring[xl_priv->rx_ring_tail].framestatus & RXUPDFULL ) { /* UpdFull, Multiple Descriptors used for the frame */
  731. /*
  732. * This is a pain, you need to go through all the descriptors until the last one
  733. * for this frame to find the framelength
  734. */
  735. temp_ring_loc = xl_priv->rx_ring_tail ;
  736. while (xl_priv->xl_rx_ring[temp_ring_loc].framestatus & RXUPDFULL ) {
  737. temp_ring_loc++ ;
  738. temp_ring_loc &= (XL_RX_RING_SIZE-1) ;
  739. }
  740. frame_length = le32_to_cpu(xl_priv->xl_rx_ring[temp_ring_loc].framestatus) & 0x7FFF;
  741. skb = dev_alloc_skb(frame_length) ;
  742. if (skb==NULL) { /* No memory for frame, still need to roll forward the rx ring */
  743. printk(KERN_WARNING "%s: dev_alloc_skb failed - multi buffer !\n", dev->name) ;
  744. while (xl_priv->rx_ring_tail != temp_ring_loc)
  745. adv_rx_ring(dev) ;
  746. adv_rx_ring(dev) ; /* One more time just for luck :) */
  747. dev->stats.rx_dropped++ ;
  748. writel(ACK_INTERRUPT | UPCOMPACK | LATCH_ACK , xl_mmio + MMIO_COMMAND) ;
  749. return ;
  750. }
  751. while (xl_priv->rx_ring_tail != temp_ring_loc) {
  752. copy_len = le32_to_cpu(xl_priv->xl_rx_ring[xl_priv->rx_ring_tail].upfraglen) & 0x7FFF;
  753. frame_length -= copy_len ;
  754. pci_dma_sync_single_for_cpu(xl_priv->pdev,le32_to_cpu(xl_priv->xl_rx_ring[xl_priv->rx_ring_tail].upfragaddr),xl_priv->pkt_buf_sz,PCI_DMA_FROMDEVICE);
  755. skb_copy_from_linear_data(xl_priv->rx_ring_skb[xl_priv->rx_ring_tail],
  756. skb_put(skb, copy_len),
  757. copy_len);
  758. pci_dma_sync_single_for_device(xl_priv->pdev,le32_to_cpu(xl_priv->xl_rx_ring[xl_priv->rx_ring_tail].upfragaddr),xl_priv->pkt_buf_sz,PCI_DMA_FROMDEVICE);
  759. adv_rx_ring(dev) ;
  760. }
  761. /* Now we have found the last fragment */
  762. pci_dma_sync_single_for_cpu(xl_priv->pdev,le32_to_cpu(xl_priv->xl_rx_ring[xl_priv->rx_ring_tail].upfragaddr),xl_priv->pkt_buf_sz,PCI_DMA_FROMDEVICE);
  763. skb_copy_from_linear_data(xl_priv->rx_ring_skb[xl_priv->rx_ring_tail],
  764. skb_put(skb,copy_len), frame_length);
  765. /* memcpy(skb_put(skb,frame_length), bus_to_virt(xl_priv->xl_rx_ring[xl_priv->rx_ring_tail].upfragaddr), frame_length) ; */
  766. pci_dma_sync_single_for_device(xl_priv->pdev,le32_to_cpu(xl_priv->xl_rx_ring[xl_priv->rx_ring_tail].upfragaddr),xl_priv->pkt_buf_sz,PCI_DMA_FROMDEVICE);
  767. adv_rx_ring(dev) ;
  768. skb->protocol = tr_type_trans(skb,dev) ;
  769. netif_rx(skb) ;
  770. } else { /* Single Descriptor Used, simply swap buffers over, fast path */
  771. frame_length = le32_to_cpu(xl_priv->xl_rx_ring[xl_priv->rx_ring_tail].framestatus) & 0x7FFF;
  772. skb = dev_alloc_skb(xl_priv->pkt_buf_sz) ;
  773. if (skb==NULL) { /* Still need to fix the rx ring */
  774. printk(KERN_WARNING "%s: dev_alloc_skb failed in rx, single buffer \n",dev->name) ;
  775. adv_rx_ring(dev) ;
  776. dev->stats.rx_dropped++ ;
  777. writel(ACK_INTERRUPT | UPCOMPACK | LATCH_ACK , xl_mmio + MMIO_COMMAND) ;
  778. return ;
  779. }
  780. skb2 = xl_priv->rx_ring_skb[xl_priv->rx_ring_tail] ;
  781. pci_unmap_single(xl_priv->pdev, le32_to_cpu(xl_priv->xl_rx_ring[xl_priv->rx_ring_tail].upfragaddr), xl_priv->pkt_buf_sz,PCI_DMA_FROMDEVICE) ;
  782. skb_put(skb2, frame_length) ;
  783. skb2->protocol = tr_type_trans(skb2,dev) ;
  784. xl_priv->rx_ring_skb[xl_priv->rx_ring_tail] = skb ;
  785. xl_priv->xl_rx_ring[xl_priv->rx_ring_tail].upfragaddr = cpu_to_le32(pci_map_single(xl_priv->pdev,skb->data,xl_priv->pkt_buf_sz, PCI_DMA_FROMDEVICE));
  786. xl_priv->xl_rx_ring[xl_priv->rx_ring_tail].upfraglen = cpu_to_le32(xl_priv->pkt_buf_sz) | RXUPLASTFRAG;
  787. adv_rx_ring(dev) ;
  788. dev->stats.rx_packets++ ;
  789. dev->stats.rx_bytes += frame_length ;
  790. netif_rx(skb2) ;
  791. } /* if multiple buffers */
  792. } /* while packet to do */
  793. /* Clear the updComplete interrupt */
  794. writel(ACK_INTERRUPT | UPCOMPACK | LATCH_ACK , xl_mmio + MMIO_COMMAND) ;
  795. return ;
  796. }
  797. /*
  798. * This is ruthless, it doesn't care what state the card is in it will
  799. * completely reset the adapter.
  800. */
  801. static void xl_reset(struct net_device *dev)
  802. {
  803. struct xl_private *xl_priv=netdev_priv(dev);
  804. u8 __iomem * xl_mmio = xl_priv->xl_mmio ;
  805. unsigned long t;
  806. writew( GLOBAL_RESET, xl_mmio + MMIO_COMMAND ) ;
  807. /*
  808. * Must wait for cmdInProgress bit (12) to clear before continuing with
  809. * card configuration.
  810. */
  811. t=jiffies;
  812. while (readw(xl_mmio + MMIO_INTSTATUS) & INTSTAT_CMD_IN_PROGRESS) {
  813. if (time_after(jiffies, t + 40 * HZ)) {
  814. printk(KERN_ERR "3COM 3C359 Velocity XL card not responding.\n");
  815. break ;
  816. }
  817. }
  818. }
  819. static void xl_freemem(struct net_device *dev)
  820. {
  821. struct xl_private *xl_priv=netdev_priv(dev);
  822. int i ;
  823. for (i=0;i<XL_RX_RING_SIZE;i++) {
  824. dev_kfree_skb_irq(xl_priv->rx_ring_skb[xl_priv->rx_ring_tail]) ;
  825. pci_unmap_single(xl_priv->pdev,le32_to_cpu(xl_priv->xl_rx_ring[xl_priv->rx_ring_tail].upfragaddr),xl_priv->pkt_buf_sz, PCI_DMA_FROMDEVICE);
  826. xl_priv->rx_ring_tail++ ;
  827. xl_priv->rx_ring_tail &= XL_RX_RING_SIZE-1;
  828. }
  829. /* unmap ring */
  830. pci_unmap_single(xl_priv->pdev,xl_priv->rx_ring_dma_addr, sizeof(struct xl_rx_desc) * XL_RX_RING_SIZE, PCI_DMA_FROMDEVICE) ;
  831. pci_unmap_single(xl_priv->pdev,xl_priv->tx_ring_dma_addr, sizeof(struct xl_tx_desc) * XL_TX_RING_SIZE, PCI_DMA_TODEVICE) ;
  832. kfree(xl_priv->xl_rx_ring) ;
  833. kfree(xl_priv->xl_tx_ring) ;
  834. return ;
  835. }
  836. static irqreturn_t xl_interrupt(int irq, void *dev_id)
  837. {
  838. struct net_device *dev = (struct net_device *)dev_id;
  839. struct xl_private *xl_priv =netdev_priv(dev);
  840. u8 __iomem * xl_mmio = xl_priv->xl_mmio ;
  841. u16 intstatus, macstatus ;
  842. intstatus = readw(xl_mmio + MMIO_INTSTATUS) ;
  843. if (!(intstatus & 1)) /* We didn't generate the interrupt */
  844. return IRQ_NONE;
  845. spin_lock(&xl_priv->xl_lock) ;
  846. /*
  847. * Process the interrupt
  848. */
  849. /*
  850. * Something fishy going on here, we shouldn't get 0001 ints, not fatal though.
  851. */
  852. if (intstatus == 0x0001) {
  853. writel(ACK_INTERRUPT | LATCH_ACK, xl_mmio + MMIO_COMMAND) ;
  854. printk(KERN_INFO "%s: 00001 int received \n",dev->name) ;
  855. } else {
  856. if (intstatus & (HOSTERRINT | SRBRINT | ARBCINT | UPCOMPINT | DNCOMPINT | HARDERRINT | (1<<8) | TXUNDERRUN | ASBFINT)) {
  857. /*
  858. * Host Error.
  859. * It may be possible to recover from this, but usually it means something
  860. * is seriously fubar, so we just close the adapter.
  861. */
  862. if (intstatus & HOSTERRINT) {
  863. printk(KERN_WARNING "%s: Host Error, performing global reset, intstatus = %04x \n",dev->name,intstatus) ;
  864. writew( GLOBAL_RESET, xl_mmio + MMIO_COMMAND ) ;
  865. printk(KERN_WARNING "%s: Resetting hardware: \n", dev->name);
  866. netif_stop_queue(dev) ;
  867. xl_freemem(dev) ;
  868. free_irq(dev->irq,dev);
  869. xl_reset(dev) ;
  870. writel(ACK_INTERRUPT | LATCH_ACK, xl_mmio + MMIO_COMMAND) ;
  871. spin_unlock(&xl_priv->xl_lock) ;
  872. return IRQ_HANDLED;
  873. } /* Host Error */
  874. if (intstatus & SRBRINT ) { /* Srbc interrupt */
  875. writel(ACK_INTERRUPT | SRBRACK | LATCH_ACK, xl_mmio + MMIO_COMMAND) ;
  876. if (xl_priv->srb_queued)
  877. xl_srb_bh(dev) ;
  878. } /* SRBR Interrupt */
  879. if (intstatus & TXUNDERRUN) { /* Issue DnReset command */
  880. writel(DNRESET, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  881. while (readw(xl_mmio + MMIO_INTSTATUS) & INTSTAT_CMD_IN_PROGRESS) { /* Wait for command to run */
  882. /* !!! FIX-ME !!!!
  883. Must put a timeout check here ! */
  884. /* Empty Loop */
  885. }
  886. printk(KERN_WARNING "%s: TX Underrun received \n",dev->name) ;
  887. writel(ACK_INTERRUPT | LATCH_ACK, xl_mmio + MMIO_COMMAND) ;
  888. } /* TxUnderRun */
  889. if (intstatus & ARBCINT ) { /* Arbc interrupt */
  890. xl_arb_cmd(dev) ;
  891. } /* Arbc */
  892. if (intstatus & ASBFINT) {
  893. if (xl_priv->asb_queued == 1) {
  894. xl_asb_cmd(dev) ;
  895. } else if (xl_priv->asb_queued == 2) {
  896. xl_asb_bh(dev) ;
  897. } else {
  898. writel(ACK_INTERRUPT | LATCH_ACK | ASBFACK, xl_mmio + MMIO_COMMAND) ;
  899. }
  900. } /* Asbf */
  901. if (intstatus & UPCOMPINT ) /* UpComplete */
  902. xl_rx(dev) ;
  903. if (intstatus & DNCOMPINT ) /* DnComplete */
  904. xl_dn_comp(dev) ;
  905. if (intstatus & HARDERRINT ) { /* Hardware error */
  906. writel(MMIO_WORD_READ | MACSTATUS, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  907. macstatus = readw(xl_mmio + MMIO_MACDATA) ;
  908. printk(KERN_WARNING "%s: MacStatusError, details: ", dev->name);
  909. if (macstatus & (1<<14))
  910. printk(KERN_WARNING "tchk error: Unrecoverable error \n") ;
  911. if (macstatus & (1<<3))
  912. printk(KERN_WARNING "eint error: Internal watchdog timer expired \n") ;
  913. if (macstatus & (1<<2))
  914. printk(KERN_WARNING "aint error: Host tried to perform invalid operation \n") ;
  915. printk(KERN_WARNING "Instatus = %02x, macstatus = %02x\n",intstatus,macstatus) ;
  916. printk(KERN_WARNING "%s: Resetting hardware: \n", dev->name);
  917. netif_stop_queue(dev) ;
  918. xl_freemem(dev) ;
  919. free_irq(dev->irq,dev);
  920. unregister_netdev(dev) ;
  921. free_netdev(dev) ;
  922. xl_reset(dev) ;
  923. writel(ACK_INTERRUPT | LATCH_ACK, xl_mmio + MMIO_COMMAND) ;
  924. spin_unlock(&xl_priv->xl_lock) ;
  925. return IRQ_HANDLED;
  926. }
  927. } else {
  928. printk(KERN_WARNING "%s: Received Unknown interrupt : %04x \n", dev->name, intstatus) ;
  929. writel(ACK_INTERRUPT | LATCH_ACK, xl_mmio + MMIO_COMMAND) ;
  930. }
  931. }
  932. /* Turn interrupts back on */
  933. writel( SETINDENABLE | INT_MASK, xl_mmio + MMIO_COMMAND) ;
  934. writel( SETINTENABLE | INT_MASK, xl_mmio + MMIO_COMMAND) ;
  935. spin_unlock(&xl_priv->xl_lock) ;
  936. return IRQ_HANDLED;
  937. }
  938. /*
  939. * Tx - Polling configuration
  940. */
  941. static int xl_xmit(struct sk_buff *skb, struct net_device *dev)
  942. {
  943. struct xl_private *xl_priv=netdev_priv(dev);
  944. struct xl_tx_desc *txd ;
  945. int tx_head, tx_tail, tx_prev ;
  946. unsigned long flags ;
  947. spin_lock_irqsave(&xl_priv->xl_lock,flags) ;
  948. netif_stop_queue(dev) ;
  949. if (xl_priv->free_ring_entries > 1 ) {
  950. /*
  951. * Set up the descriptor for the packet
  952. */
  953. tx_head = xl_priv->tx_ring_head ;
  954. tx_tail = xl_priv->tx_ring_tail ;
  955. txd = &(xl_priv->xl_tx_ring[tx_head]) ;
  956. txd->dnnextptr = 0 ;
  957. txd->framestartheader = cpu_to_le32(skb->len) | TXDNINDICATE;
  958. txd->buffer = cpu_to_le32(pci_map_single(xl_priv->pdev, skb->data, skb->len, PCI_DMA_TODEVICE));
  959. txd->buffer_length = cpu_to_le32(skb->len) | TXDNFRAGLAST;
  960. xl_priv->tx_ring_skb[tx_head] = skb ;
  961. dev->stats.tx_packets++ ;
  962. dev->stats.tx_bytes += skb->len ;
  963. /*
  964. * Set the nextptr of the previous descriptor equal to this descriptor, add XL_TX_RING_SIZE -1
  965. * to ensure no negative numbers in unsigned locations.
  966. */
  967. tx_prev = (xl_priv->tx_ring_head + XL_TX_RING_SIZE - 1) & (XL_TX_RING_SIZE - 1) ;
  968. xl_priv->tx_ring_head++ ;
  969. xl_priv->tx_ring_head &= (XL_TX_RING_SIZE - 1) ;
  970. xl_priv->free_ring_entries-- ;
  971. xl_priv->xl_tx_ring[tx_prev].dnnextptr = cpu_to_le32(xl_priv->tx_ring_dma_addr + (sizeof (struct xl_tx_desc) * tx_head));
  972. /* Sneaky, by doing a read on DnListPtr we can force the card to poll on the DnNextPtr */
  973. /* readl(xl_mmio + MMIO_DNLISTPTR) ; */
  974. netif_wake_queue(dev) ;
  975. spin_unlock_irqrestore(&xl_priv->xl_lock,flags) ;
  976. return 0;
  977. } else {
  978. spin_unlock_irqrestore(&xl_priv->xl_lock,flags) ;
  979. return 1;
  980. }
  981. }
  982. /*
  983. * The NIC has told us that a packet has been downloaded onto the card, we must
  984. * find out which packet it has done, clear the skb and information for the packet
  985. * then advance around the ring for all tranmitted packets
  986. */
  987. static void xl_dn_comp(struct net_device *dev)
  988. {
  989. struct xl_private *xl_priv=netdev_priv(dev);
  990. u8 __iomem * xl_mmio = xl_priv->xl_mmio ;
  991. struct xl_tx_desc *txd ;
  992. if (xl_priv->tx_ring_tail == 255) {/* First time */
  993. xl_priv->xl_tx_ring[0].framestartheader = 0 ;
  994. xl_priv->xl_tx_ring[0].dnnextptr = 0 ;
  995. xl_priv->tx_ring_tail = 1 ;
  996. }
  997. while (xl_priv->xl_tx_ring[xl_priv->tx_ring_tail].framestartheader & TXDNCOMPLETE ) {
  998. txd = &(xl_priv->xl_tx_ring[xl_priv->tx_ring_tail]) ;
  999. pci_unmap_single(xl_priv->pdev, le32_to_cpu(txd->buffer), xl_priv->tx_ring_skb[xl_priv->tx_ring_tail]->len, PCI_DMA_TODEVICE);
  1000. txd->framestartheader = 0 ;
  1001. txd->buffer = cpu_to_le32(0xdeadbeef);
  1002. txd->buffer_length = 0 ;
  1003. dev_kfree_skb_irq(xl_priv->tx_ring_skb[xl_priv->tx_ring_tail]) ;
  1004. xl_priv->tx_ring_tail++ ;
  1005. xl_priv->tx_ring_tail &= (XL_TX_RING_SIZE - 1) ;
  1006. xl_priv->free_ring_entries++ ;
  1007. }
  1008. netif_wake_queue(dev) ;
  1009. writel(ACK_INTERRUPT | DNCOMPACK | LATCH_ACK , xl_mmio + MMIO_COMMAND) ;
  1010. }
  1011. /*
  1012. * Close the adapter properly.
  1013. * This srb reply cannot be handled from interrupt context as we have
  1014. * to free the interrupt from the driver.
  1015. */
  1016. static int xl_close(struct net_device *dev)
  1017. {
  1018. struct xl_private *xl_priv = netdev_priv(dev);
  1019. u8 __iomem * xl_mmio = xl_priv->xl_mmio ;
  1020. unsigned long t ;
  1021. netif_stop_queue(dev) ;
  1022. /*
  1023. * Close the adapter, need to stall the rx and tx queues.
  1024. */
  1025. writew(DNSTALL, xl_mmio + MMIO_COMMAND) ;
  1026. t=jiffies;
  1027. while (readw(xl_mmio + MMIO_INTSTATUS) & INTSTAT_CMD_IN_PROGRESS) {
  1028. schedule();
  1029. if (time_after(jiffies, t + 10 * HZ)) {
  1030. printk(KERN_ERR "%s: 3COM 3C359 Velocity XL-DNSTALL not responding.\n", dev->name);
  1031. break ;
  1032. }
  1033. }
  1034. writew(DNDISABLE, xl_mmio + MMIO_COMMAND) ;
  1035. t=jiffies;
  1036. while (readw(xl_mmio + MMIO_INTSTATUS) & INTSTAT_CMD_IN_PROGRESS) {
  1037. schedule();
  1038. if (time_after(jiffies, t + 10 * HZ)) {
  1039. printk(KERN_ERR "%s: 3COM 3C359 Velocity XL-DNDISABLE not responding.\n", dev->name);
  1040. break ;
  1041. }
  1042. }
  1043. writew(UPSTALL, xl_mmio + MMIO_COMMAND) ;
  1044. t=jiffies;
  1045. while (readw(xl_mmio + MMIO_INTSTATUS) & INTSTAT_CMD_IN_PROGRESS) {
  1046. schedule();
  1047. if (time_after(jiffies, t + 10 * HZ)) {
  1048. printk(KERN_ERR "%s: 3COM 3C359 Velocity XL-UPSTALL not responding.\n", dev->name);
  1049. break ;
  1050. }
  1051. }
  1052. /* Turn off interrupts, we will still get the indication though
  1053. * so we can trap it
  1054. */
  1055. writel(SETINTENABLE, xl_mmio + MMIO_COMMAND) ;
  1056. xl_srb_cmd(dev,CLOSE_NIC) ;
  1057. t=jiffies;
  1058. while (!(readw(xl_mmio + MMIO_INTSTATUS) & INTSTAT_SRB)) {
  1059. schedule();
  1060. if (time_after(jiffies, t + 10 * HZ)) {
  1061. printk(KERN_ERR "%s: 3COM 3C359 Velocity XL-CLOSENIC not responding.\n", dev->name);
  1062. break ;
  1063. }
  1064. }
  1065. /* Read the srb response from the adapter */
  1066. writel(MEM_BYTE_READ | 0xd0000 | xl_priv->srb, xl_mmio + MMIO_MAC_ACCESS_CMD);
  1067. if (readb(xl_mmio + MMIO_MACDATA) != CLOSE_NIC) {
  1068. printk(KERN_INFO "%s: CLOSE_NIC did not get a CLOSE_NIC response \n",dev->name) ;
  1069. } else {
  1070. writel((MEM_BYTE_READ | 0xd0000 | xl_priv->srb) +2, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1071. if (readb(xl_mmio + MMIO_MACDATA)==0) {
  1072. printk(KERN_INFO "%s: Adapter has been closed \n",dev->name) ;
  1073. writew(ACK_INTERRUPT | SRBRACK | LATCH_ACK, xl_mmio + MMIO_COMMAND) ;
  1074. xl_freemem(dev) ;
  1075. free_irq(dev->irq,dev) ;
  1076. } else {
  1077. printk(KERN_INFO "%s: Close nic command returned error code %02x\n",dev->name, readb(xl_mmio + MMIO_MACDATA)) ;
  1078. }
  1079. }
  1080. /* Reset the upload and download logic */
  1081. writew(UPRESET, xl_mmio + MMIO_COMMAND) ;
  1082. t=jiffies;
  1083. while (readw(xl_mmio + MMIO_INTSTATUS) & INTSTAT_CMD_IN_PROGRESS) {
  1084. schedule();
  1085. if (time_after(jiffies, t + 10 * HZ)) {
  1086. printk(KERN_ERR "%s: 3COM 3C359 Velocity XL-UPRESET not responding.\n", dev->name);
  1087. break ;
  1088. }
  1089. }
  1090. writew(DNRESET, xl_mmio + MMIO_COMMAND) ;
  1091. t=jiffies;
  1092. while (readw(xl_mmio + MMIO_INTSTATUS) & INTSTAT_CMD_IN_PROGRESS) {
  1093. schedule();
  1094. if (time_after(jiffies, t + 10 * HZ)) {
  1095. printk(KERN_ERR "%s: 3COM 3C359 Velocity XL-DNRESET not responding.\n", dev->name);
  1096. break ;
  1097. }
  1098. }
  1099. xl_hw_reset(dev) ;
  1100. return 0 ;
  1101. }
  1102. static void xl_set_rx_mode(struct net_device *dev)
  1103. {
  1104. struct xl_private *xl_priv = netdev_priv(dev);
  1105. struct dev_mc_list *dmi ;
  1106. unsigned char dev_mc_address[4] ;
  1107. u16 options ;
  1108. int i ;
  1109. if (dev->flags & IFF_PROMISC)
  1110. options = 0x0004 ;
  1111. else
  1112. options = 0x0000 ;
  1113. if (options ^ xl_priv->xl_copy_all_options) { /* Changed, must send command */
  1114. xl_priv->xl_copy_all_options = options ;
  1115. xl_srb_cmd(dev, SET_RECEIVE_MODE) ;
  1116. return ;
  1117. }
  1118. dev_mc_address[0] = dev_mc_address[1] = dev_mc_address[2] = dev_mc_address[3] = 0 ;
  1119. for (i=0,dmi=dev->mc_list;i < dev->mc_count; i++,dmi = dmi->next) {
  1120. dev_mc_address[0] |= dmi->dmi_addr[2] ;
  1121. dev_mc_address[1] |= dmi->dmi_addr[3] ;
  1122. dev_mc_address[2] |= dmi->dmi_addr[4] ;
  1123. dev_mc_address[3] |= dmi->dmi_addr[5] ;
  1124. }
  1125. if (memcmp(xl_priv->xl_functional_addr,dev_mc_address,4) != 0) { /* Options have changed, run the command */
  1126. memcpy(xl_priv->xl_functional_addr, dev_mc_address,4) ;
  1127. xl_srb_cmd(dev, SET_FUNC_ADDRESS) ;
  1128. }
  1129. return ;
  1130. }
  1131. /*
  1132. * We issued an srb command and now we must read
  1133. * the response from the completed command.
  1134. */
  1135. static void xl_srb_bh(struct net_device *dev)
  1136. {
  1137. struct xl_private *xl_priv = netdev_priv(dev);
  1138. u8 __iomem * xl_mmio = xl_priv->xl_mmio ;
  1139. u8 srb_cmd, ret_code ;
  1140. int i ;
  1141. writel(MEM_BYTE_READ | 0xd0000 | xl_priv->srb, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1142. srb_cmd = readb(xl_mmio + MMIO_MACDATA) ;
  1143. writel((MEM_BYTE_READ | 0xd0000 | xl_priv->srb) +2, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1144. ret_code = readb(xl_mmio + MMIO_MACDATA) ;
  1145. /* Ret_code is standard across all commands */
  1146. switch (ret_code) {
  1147. case 1:
  1148. printk(KERN_INFO "%s: Command: %d - Invalid Command code\n",dev->name,srb_cmd) ;
  1149. break ;
  1150. case 4:
  1151. printk(KERN_INFO "%s: Command: %d - Adapter is closed, must be open for this command \n",dev->name,srb_cmd) ;
  1152. break ;
  1153. case 6:
  1154. printk(KERN_INFO "%s: Command: %d - Options Invalid for command \n",dev->name,srb_cmd) ;
  1155. break ;
  1156. case 0: /* Successful command execution */
  1157. switch (srb_cmd) {
  1158. case READ_LOG: /* Returns 14 bytes of data from the NIC */
  1159. if(xl_priv->xl_message_level)
  1160. printk(KERN_INFO "%s: READ.LOG 14 bytes of data ",dev->name) ;
  1161. /*
  1162. * We still have to read the log even if message_level = 0 and we don't want
  1163. * to see it
  1164. */
  1165. for (i=0;i<14;i++) {
  1166. writel(MEM_BYTE_READ | 0xd0000 | xl_priv->srb | i, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1167. if(xl_priv->xl_message_level)
  1168. printk("%02x:",readb(xl_mmio + MMIO_MACDATA)) ;
  1169. }
  1170. printk("\n") ;
  1171. break ;
  1172. case SET_FUNC_ADDRESS:
  1173. if(xl_priv->xl_message_level)
  1174. printk(KERN_INFO "%s: Functional Address Set \n",dev->name) ;
  1175. break ;
  1176. case CLOSE_NIC:
  1177. if(xl_priv->xl_message_level)
  1178. printk(KERN_INFO "%s: Received CLOSE_NIC interrupt in interrupt handler \n",dev->name) ;
  1179. break ;
  1180. case SET_MULTICAST_MODE:
  1181. if(xl_priv->xl_message_level)
  1182. printk(KERN_INFO "%s: Multicast options successfully changed\n",dev->name) ;
  1183. break ;
  1184. case SET_RECEIVE_MODE:
  1185. if(xl_priv->xl_message_level) {
  1186. if (xl_priv->xl_copy_all_options == 0x0004)
  1187. printk(KERN_INFO "%s: Entering promiscuous mode \n", dev->name) ;
  1188. else
  1189. printk(KERN_INFO "%s: Entering normal receive mode \n",dev->name) ;
  1190. }
  1191. break ;
  1192. } /* switch */
  1193. break ;
  1194. } /* switch */
  1195. return ;
  1196. }
  1197. static int xl_set_mac_address (struct net_device *dev, void *addr)
  1198. {
  1199. struct sockaddr *saddr = addr ;
  1200. struct xl_private *xl_priv = netdev_priv(dev);
  1201. if (netif_running(dev)) {
  1202. printk(KERN_WARNING "%s: Cannot set mac/laa address while card is open\n", dev->name) ;
  1203. return -EIO ;
  1204. }
  1205. memcpy(xl_priv->xl_laa, saddr->sa_data,dev->addr_len) ;
  1206. if (xl_priv->xl_message_level) {
  1207. printk(KERN_INFO "%s: MAC/LAA Set to = %x.%x.%x.%x.%x.%x\n",dev->name, xl_priv->xl_laa[0],
  1208. xl_priv->xl_laa[1], xl_priv->xl_laa[2],
  1209. xl_priv->xl_laa[3], xl_priv->xl_laa[4],
  1210. xl_priv->xl_laa[5]);
  1211. }
  1212. return 0 ;
  1213. }
  1214. static void xl_arb_cmd(struct net_device *dev)
  1215. {
  1216. struct xl_private *xl_priv = netdev_priv(dev);
  1217. u8 __iomem * xl_mmio = xl_priv->xl_mmio ;
  1218. u8 arb_cmd ;
  1219. u16 lan_status, lan_status_diff ;
  1220. writel( ( MEM_BYTE_READ | 0xD0000 | xl_priv->arb), xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1221. arb_cmd = readb(xl_mmio + MMIO_MACDATA) ;
  1222. if (arb_cmd == RING_STATUS_CHANGE) { /* Ring.Status.Change */
  1223. writel( ( (MEM_WORD_READ | 0xD0000 | xl_priv->arb) + 6), xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1224. printk(KERN_INFO "%s: Ring Status Change: New Status = %04x\n", dev->name, swab16(readw(xl_mmio + MMIO_MACDATA) )) ;
  1225. lan_status = swab16(readw(xl_mmio + MMIO_MACDATA));
  1226. /* Acknowledge interrupt, this tells nic we are done with the arb */
  1227. writel(ACK_INTERRUPT | ARBCACK | LATCH_ACK, xl_mmio + MMIO_COMMAND) ;
  1228. lan_status_diff = xl_priv->xl_lan_status ^ lan_status ;
  1229. if (lan_status_diff & (LSC_LWF | LSC_ARW | LSC_FPE | LSC_RR) ) {
  1230. if (lan_status_diff & LSC_LWF)
  1231. printk(KERN_WARNING "%s: Short circuit detected on the lobe\n",dev->name);
  1232. if (lan_status_diff & LSC_ARW)
  1233. printk(KERN_WARNING "%s: Auto removal error\n",dev->name);
  1234. if (lan_status_diff & LSC_FPE)
  1235. printk(KERN_WARNING "%s: FDX Protocol Error\n",dev->name);
  1236. if (lan_status_diff & LSC_RR)
  1237. printk(KERN_WARNING "%s: Force remove MAC frame received\n",dev->name);
  1238. /* Adapter has been closed by the hardware */
  1239. netif_stop_queue(dev);
  1240. xl_freemem(dev) ;
  1241. free_irq(dev->irq,dev);
  1242. printk(KERN_WARNING "%s: Adapter has been closed \n", dev->name) ;
  1243. } /* If serious error */
  1244. if (xl_priv->xl_message_level) {
  1245. if (lan_status_diff & LSC_SIG_LOSS)
  1246. printk(KERN_WARNING "%s: No receive signal detected \n", dev->name) ;
  1247. if (lan_status_diff & LSC_HARD_ERR)
  1248. printk(KERN_INFO "%s: Beaconing \n",dev->name);
  1249. if (lan_status_diff & LSC_SOFT_ERR)
  1250. printk(KERN_WARNING "%s: Adapter transmitted Soft Error Report Mac Frame \n",dev->name);
  1251. if (lan_status_diff & LSC_TRAN_BCN)
  1252. printk(KERN_INFO "%s: We are tranmitting the beacon, aaah\n",dev->name);
  1253. if (lan_status_diff & LSC_SS)
  1254. printk(KERN_INFO "%s: Single Station on the ring \n", dev->name);
  1255. if (lan_status_diff & LSC_RING_REC)
  1256. printk(KERN_INFO "%s: Ring recovery ongoing\n",dev->name);
  1257. if (lan_status_diff & LSC_FDX_MODE)
  1258. printk(KERN_INFO "%s: Operating in FDX mode\n",dev->name);
  1259. }
  1260. if (lan_status_diff & LSC_CO) {
  1261. if (xl_priv->xl_message_level)
  1262. printk(KERN_INFO "%s: Counter Overflow \n", dev->name);
  1263. /* Issue READ.LOG command */
  1264. xl_srb_cmd(dev, READ_LOG) ;
  1265. }
  1266. /* There is no command in the tech docs to issue the read_sr_counters */
  1267. if (lan_status_diff & LSC_SR_CO) {
  1268. if (xl_priv->xl_message_level)
  1269. printk(KERN_INFO "%s: Source routing counters overflow\n", dev->name);
  1270. }
  1271. xl_priv->xl_lan_status = lan_status ;
  1272. } /* Lan.change.status */
  1273. else if ( arb_cmd == RECEIVE_DATA) { /* Received.Data */
  1274. #if XL_DEBUG
  1275. printk(KERN_INFO "Received.Data \n") ;
  1276. #endif
  1277. writel( ((MEM_WORD_READ | 0xD0000 | xl_priv->arb) + 6), xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1278. xl_priv->mac_buffer = swab16(readw(xl_mmio + MMIO_MACDATA)) ;
  1279. /* Now we are going to be really basic here and not do anything
  1280. * with the data at all. The tech docs do not give me enough
  1281. * information to calculate the buffers properly so we're
  1282. * just going to tell the nic that we've dealt with the frame
  1283. * anyway.
  1284. */
  1285. /* Acknowledge interrupt, this tells nic we are done with the arb */
  1286. writel(ACK_INTERRUPT | ARBCACK | LATCH_ACK, xl_mmio + MMIO_COMMAND) ;
  1287. /* Is the ASB free ? */
  1288. xl_priv->asb_queued = 0 ;
  1289. writel( ((MEM_BYTE_READ | 0xD0000 | xl_priv->asb) + 2), xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1290. if (readb(xl_mmio + MMIO_MACDATA) != 0xff) {
  1291. xl_priv->asb_queued = 1 ;
  1292. xl_wait_misr_flags(dev) ;
  1293. writel(MEM_BYTE_WRITE | MF_ASBFR, xl_mmio + MMIO_MAC_ACCESS_CMD);
  1294. writeb(0xff, xl_mmio + MMIO_MACDATA) ;
  1295. writel(MMIO_BYTE_WRITE | MISR_SET, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1296. writeb(MISR_ASBFR, xl_mmio + MMIO_MACDATA) ;
  1297. return ;
  1298. /* Drop out and wait for the bottom half to be run */
  1299. }
  1300. xl_asb_cmd(dev) ;
  1301. } else {
  1302. printk(KERN_WARNING "%s: Received unknown arb (xl_priv) command: %02x \n",dev->name,arb_cmd) ;
  1303. }
  1304. /* Acknowledge the arb interrupt */
  1305. writel(ACK_INTERRUPT | ARBCACK | LATCH_ACK , xl_mmio + MMIO_COMMAND) ;
  1306. return ;
  1307. }
  1308. /*
  1309. * There is only one asb command, but we can get called from different
  1310. * places.
  1311. */
  1312. static void xl_asb_cmd(struct net_device *dev)
  1313. {
  1314. struct xl_private *xl_priv = netdev_priv(dev);
  1315. u8 __iomem * xl_mmio = xl_priv->xl_mmio ;
  1316. if (xl_priv->asb_queued == 1)
  1317. writel(ACK_INTERRUPT | LATCH_ACK | ASBFACK, xl_mmio + MMIO_COMMAND) ;
  1318. writel(MEM_BYTE_WRITE | 0xd0000 | xl_priv->asb, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1319. writeb(0x81, xl_mmio + MMIO_MACDATA) ;
  1320. writel(MEM_WORD_WRITE | 0xd0000 | xl_priv->asb | 6, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1321. writew(swab16(xl_priv->mac_buffer), xl_mmio + MMIO_MACDATA) ;
  1322. xl_wait_misr_flags(dev) ;
  1323. writel(MEM_BYTE_WRITE | MF_RASB, xl_mmio + MMIO_MAC_ACCESS_CMD);
  1324. writeb(0xff, xl_mmio + MMIO_MACDATA) ;
  1325. writel(MMIO_BYTE_WRITE | MISR_SET, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1326. writeb(MISR_RASB, xl_mmio + MMIO_MACDATA) ;
  1327. xl_priv->asb_queued = 2 ;
  1328. return ;
  1329. }
  1330. /*
  1331. * This will only get called if there was an error
  1332. * from the asb cmd.
  1333. */
  1334. static void xl_asb_bh(struct net_device *dev)
  1335. {
  1336. struct xl_private *xl_priv = netdev_priv(dev);
  1337. u8 __iomem * xl_mmio = xl_priv->xl_mmio ;
  1338. u8 ret_code ;
  1339. writel(MMIO_BYTE_READ | 0xd0000 | xl_priv->asb | 2, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1340. ret_code = readb(xl_mmio + MMIO_MACDATA) ;
  1341. switch (ret_code) {
  1342. case 0x01:
  1343. printk(KERN_INFO "%s: ASB Command, unrecognized command code \n",dev->name) ;
  1344. break ;
  1345. case 0x26:
  1346. printk(KERN_INFO "%s: ASB Command, unexpected receive buffer \n", dev->name) ;
  1347. break ;
  1348. case 0x40:
  1349. printk(KERN_INFO "%s: ASB Command, Invalid Station ID \n", dev->name) ;
  1350. break ;
  1351. }
  1352. xl_priv->asb_queued = 0 ;
  1353. writel(ACK_INTERRUPT | LATCH_ACK | ASBFACK, xl_mmio + MMIO_COMMAND) ;
  1354. return ;
  1355. }
  1356. /*
  1357. * Issue srb commands to the nic
  1358. */
  1359. static void xl_srb_cmd(struct net_device *dev, int srb_cmd)
  1360. {
  1361. struct xl_private *xl_priv = netdev_priv(dev);
  1362. u8 __iomem * xl_mmio = xl_priv->xl_mmio ;
  1363. switch (srb_cmd) {
  1364. case READ_LOG:
  1365. writel(MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1366. writeb(READ_LOG, xl_mmio + MMIO_MACDATA) ;
  1367. break;
  1368. case CLOSE_NIC:
  1369. writel(MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1370. writeb(CLOSE_NIC, xl_mmio + MMIO_MACDATA) ;
  1371. break ;
  1372. case SET_RECEIVE_MODE:
  1373. writel(MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1374. writeb(SET_RECEIVE_MODE, xl_mmio + MMIO_MACDATA) ;
  1375. writel(MEM_WORD_WRITE | 0xD0000 | xl_priv->srb | 4, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1376. writew(xl_priv->xl_copy_all_options, xl_mmio + MMIO_MACDATA) ;
  1377. break ;
  1378. case SET_FUNC_ADDRESS:
  1379. writel(MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1380. writeb(SET_FUNC_ADDRESS, xl_mmio + MMIO_MACDATA) ;
  1381. writel(MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb | 6 , xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1382. writeb(xl_priv->xl_functional_addr[0], xl_mmio + MMIO_MACDATA) ;
  1383. writel(MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb | 7 , xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1384. writeb(xl_priv->xl_functional_addr[1], xl_mmio + MMIO_MACDATA) ;
  1385. writel(MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb | 8 , xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1386. writeb(xl_priv->xl_functional_addr[2], xl_mmio + MMIO_MACDATA) ;
  1387. writel(MEM_BYTE_WRITE | 0xD0000 | xl_priv->srb | 9 , xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1388. writeb(xl_priv->xl_functional_addr[3], xl_mmio + MMIO_MACDATA) ;
  1389. break ;
  1390. } /* switch */
  1391. xl_wait_misr_flags(dev) ;
  1392. /* Write 0xff to the CSRB flag */
  1393. writel(MEM_BYTE_WRITE | MF_CSRB , xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1394. writeb(0xFF, xl_mmio + MMIO_MACDATA) ;
  1395. /* Set csrb bit in MISR register to process command */
  1396. writel(MMIO_BYTE_WRITE | MISR_SET, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1397. writeb(MISR_CSRB, xl_mmio + MMIO_MACDATA) ;
  1398. xl_priv->srb_queued = 1 ;
  1399. return ;
  1400. }
  1401. /*
  1402. * This is nasty, to use the MISR command you have to wait for 6 memory locations
  1403. * to be zero. This is the way the driver does on other OS'es so we should be ok with
  1404. * the empty loop.
  1405. */
  1406. static void xl_wait_misr_flags(struct net_device *dev)
  1407. {
  1408. struct xl_private *xl_priv = netdev_priv(dev);
  1409. u8 __iomem * xl_mmio = xl_priv->xl_mmio ;
  1410. int i ;
  1411. writel(MMIO_BYTE_READ | MISR_RW, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1412. if (readb(xl_mmio + MMIO_MACDATA) != 0) { /* Misr not clear */
  1413. for (i=0; i<6; i++) {
  1414. writel(MEM_BYTE_READ | 0xDFFE0 | i, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1415. while (readb(xl_mmio + MMIO_MACDATA) != 0 ) {} ; /* Empty Loop */
  1416. }
  1417. }
  1418. writel(MMIO_BYTE_WRITE | MISR_AND, xl_mmio + MMIO_MAC_ACCESS_CMD) ;
  1419. writeb(0x80, xl_mmio + MMIO_MACDATA) ;
  1420. return ;
  1421. }
  1422. /*
  1423. * Change mtu size, this should work the same as olympic
  1424. */
  1425. static int xl_change_mtu(struct net_device *dev, int mtu)
  1426. {
  1427. struct xl_private *xl_priv = netdev_priv(dev);
  1428. u16 max_mtu ;
  1429. if (xl_priv->xl_ring_speed == 4)
  1430. max_mtu = 4500 ;
  1431. else
  1432. max_mtu = 18000 ;
  1433. if (mtu > max_mtu)
  1434. return -EINVAL ;
  1435. if (mtu < 100)
  1436. return -EINVAL ;
  1437. dev->mtu = mtu ;
  1438. xl_priv->pkt_buf_sz = mtu + TR_HLEN ;
  1439. return 0 ;
  1440. }
  1441. static void __devexit xl_remove_one (struct pci_dev *pdev)
  1442. {
  1443. struct net_device *dev = pci_get_drvdata(pdev);
  1444. struct xl_private *xl_priv=netdev_priv(dev);
  1445. unregister_netdev(dev);
  1446. iounmap(xl_priv->xl_mmio) ;
  1447. pci_release_regions(pdev) ;
  1448. pci_set_drvdata(pdev,NULL) ;
  1449. free_netdev(dev);
  1450. return ;
  1451. }
  1452. static struct pci_driver xl_3c359_driver = {
  1453. .name = "3c359",
  1454. .id_table = xl_pci_tbl,
  1455. .probe = xl_probe,
  1456. .remove = __devexit_p(xl_remove_one),
  1457. };
  1458. static int __init xl_pci_init (void)
  1459. {
  1460. return pci_register_driver(&xl_3c359_driver);
  1461. }
  1462. static void __exit xl_pci_cleanup (void)
  1463. {
  1464. pci_unregister_driver (&xl_3c359_driver);
  1465. }
  1466. module_init(xl_pci_init);
  1467. module_exit(xl_pci_cleanup);
  1468. MODULE_LICENSE("GPL") ;