ksi8560.dts 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329
  1. /*
  2. * Device Tree Source for Emerson KSI8560
  3. *
  4. * Author: Alexandr Smirnov <asmirnov@ru.mvista.com>
  5. *
  6. * Based on mpc8560ads.dts
  7. *
  8. * 2008 (c) MontaVista, Software, Inc. This file is licensed under
  9. * the terms of the GNU General Public License version 2. This program
  10. * is licensed "as is" without any warranty of any kind, whether express
  11. * or implied.
  12. *
  13. */
  14. /dts-v1/;
  15. / {
  16. model = "KSI8560";
  17. compatible = "emerson,KSI8560";
  18. #address-cells = <1>;
  19. #size-cells = <1>;
  20. aliases {
  21. ethernet0 = &enet0;
  22. ethernet1 = &enet1;
  23. ethernet2 = &enet2;
  24. };
  25. cpus {
  26. #address-cells = <1>;
  27. #size-cells = <0>;
  28. PowerPC,8560@0 {
  29. device_type = "cpu";
  30. reg = <0>;
  31. d-cache-line-size = <32>;
  32. i-cache-line-size = <32>;
  33. d-cache-size = <0x8000>; /* L1, 32K */
  34. i-cache-size = <0x8000>; /* L1, 32K */
  35. timebase-frequency = <0>; /* From U-boot */
  36. bus-frequency = <0>; /* From U-boot */
  37. clock-frequency = <0>; /* From U-boot */
  38. next-level-cache = <&L2>;
  39. };
  40. };
  41. memory {
  42. device_type = "memory";
  43. reg = <0x00000000 0x10000000>; /* Fixed by bootwrapper */
  44. };
  45. soc@fdf00000 {
  46. #address-cells = <1>;
  47. #size-cells = <1>;
  48. device_type = "soc";
  49. ranges = <0x00000000 0xfdf00000 0x00100000>;
  50. bus-frequency = <0>; /* Fixed by bootwrapper */
  51. memory-controller@2000 {
  52. compatible = "fsl,8540-memory-controller";
  53. reg = <0x2000 0x1000>;
  54. interrupt-parent = <&mpic>;
  55. interrupts = <0x12 0x2>;
  56. };
  57. L2: l2-cache-controller@20000 {
  58. compatible = "fsl,8540-l2-cache-controller";
  59. reg = <0x20000 0x1000>;
  60. cache-line-size = <0x20>; /* 32 bytes */
  61. cache-size = <0x40000>; /* L2, 256K */
  62. interrupt-parent = <&mpic>;
  63. interrupts = <0x10 0x2>;
  64. };
  65. i2c@3000 {
  66. #address-cells = <1>;
  67. #size-cells = <0>;
  68. cell-index = <0>;
  69. compatible = "fsl-i2c";
  70. reg = <0x3000 0x100>;
  71. interrupts = <0x2b 0x2>;
  72. interrupt-parent = <&mpic>;
  73. dfsrr;
  74. };
  75. dma@21300 {
  76. #address-cells = <1>;
  77. #size-cells = <1>;
  78. compatible = "fsl,mpc8560-dma", "fsl,eloplus-dma";
  79. reg = <0x21300 0x4>;
  80. ranges = <0x0 0x21100 0x200>;
  81. cell-index = <0>;
  82. dma-channel@0 {
  83. compatible = "fsl,mpc8560-dma-channel",
  84. "fsl,eloplus-dma-channel";
  85. reg = <0x0 0x80>;
  86. cell-index = <0>;
  87. interrupt-parent = <&mpic>;
  88. interrupts = <20 2>;
  89. };
  90. dma-channel@80 {
  91. compatible = "fsl,mpc8560-dma-channel",
  92. "fsl,eloplus-dma-channel";
  93. reg = <0x80 0x80>;
  94. cell-index = <1>;
  95. interrupt-parent = <&mpic>;
  96. interrupts = <21 2>;
  97. };
  98. dma-channel@100 {
  99. compatible = "fsl,mpc8560-dma-channel",
  100. "fsl,eloplus-dma-channel";
  101. reg = <0x100 0x80>;
  102. cell-index = <2>;
  103. interrupt-parent = <&mpic>;
  104. interrupts = <22 2>;
  105. };
  106. dma-channel@180 {
  107. compatible = "fsl,mpc8560-dma-channel",
  108. "fsl,eloplus-dma-channel";
  109. reg = <0x180 0x80>;
  110. cell-index = <3>;
  111. interrupt-parent = <&mpic>;
  112. interrupts = <23 2>;
  113. };
  114. };
  115. mdio@24520 { /* For TSECs */
  116. #address-cells = <1>;
  117. #size-cells = <0>;
  118. compatible = "fsl,gianfar-mdio";
  119. reg = <0x24520 0x20>;
  120. PHY1: ethernet-phy@1 {
  121. interrupt-parent = <&mpic>;
  122. reg = <0x1>;
  123. device_type = "ethernet-phy";
  124. };
  125. PHY2: ethernet-phy@2 {
  126. interrupt-parent = <&mpic>;
  127. reg = <0x2>;
  128. device_type = "ethernet-phy";
  129. };
  130. tbi0: tbi-phy@11 {
  131. reg = <0x11>;
  132. device_type = "tbi-phy";
  133. };
  134. };
  135. mdio@25520 {
  136. #address-cells = <1>;
  137. #size-cells = <0>;
  138. compatible = "fsl,gianfar-tbi";
  139. reg = <0x25520 0x20>;
  140. tbi1: tbi-phy@11 {
  141. reg = <0x11>;
  142. device_type = "tbi-phy";
  143. };
  144. };
  145. enet0: ethernet@24000 {
  146. device_type = "network";
  147. model = "TSEC";
  148. compatible = "gianfar";
  149. reg = <0x24000 0x1000>;
  150. /* Mac address filled in by bootwrapper */
  151. local-mac-address = [ 00 00 00 00 00 00 ];
  152. interrupts = <0x1d 0x2 0x1e 0x2 0x22 0x2>;
  153. interrupt-parent = <&mpic>;
  154. tbi-handle = <&tbi0>;
  155. phy-handle = <&PHY1>;
  156. };
  157. enet1: ethernet@25000 {
  158. device_type = "network";
  159. model = "TSEC";
  160. compatible = "gianfar";
  161. reg = <0x25000 0x1000>;
  162. /* Mac address filled in by bootwrapper */
  163. local-mac-address = [ 00 00 00 00 00 00 ];
  164. interrupts = <0x23 0x2 0x24 0x2 0x28 0x2>;
  165. interrupt-parent = <&mpic>;
  166. tbi-handle = <&tbi1>;
  167. phy-handle = <&PHY2>;
  168. };
  169. mpic: pic@40000 {
  170. #address-cells = <0>;
  171. #interrupt-cells = <2>;
  172. interrupt-controller;
  173. reg = <0x40000 0x40000>;
  174. device_type = "open-pic";
  175. };
  176. cpm@919c0 {
  177. #address-cells = <1>;
  178. #size-cells = <1>;
  179. compatible = "fsl,mpc8560-cpm", "fsl,cpm2";
  180. reg = <0x919c0 0x30>;
  181. ranges;
  182. muram@80000 {
  183. #address-cells = <1>;
  184. #size-cells = <1>;
  185. ranges = <0x0 0x80000 0x10000>;
  186. data@0 {
  187. compatible = "fsl,cpm-muram-data";
  188. reg = <0x0 0x4000 0x9000 0x2000>;
  189. };
  190. };
  191. brg@919f0 {
  192. compatible = "fsl,mpc8560-brg",
  193. "fsl,cpm2-brg",
  194. "fsl,cpm-brg";
  195. reg = <0x919f0 0x10 0x915f0 0x10>;
  196. clock-frequency = <165000000>; /* 166MHz */
  197. };
  198. CPMPIC: pic@90c00 {
  199. #address-cells = <0>;
  200. #interrupt-cells = <2>;
  201. interrupt-controller;
  202. interrupts = <0x2e 0x2>;
  203. interrupt-parent = <&mpic>;
  204. reg = <0x90c00 0x80>;
  205. compatible = "fsl,mpc8560-cpm-pic", "fsl,cpm2-pic";
  206. };
  207. serial@91a00 {
  208. device_type = "serial";
  209. compatible = "fsl,mpc8560-scc-uart",
  210. "fsl,cpm2-scc-uart";
  211. reg = <0x91a00 0x20 0x88000 0x100>;
  212. fsl,cpm-brg = <1>;
  213. fsl,cpm-command = <0x800000>;
  214. current-speed = <0x1c200>;
  215. interrupts = <0x28 0x8>;
  216. interrupt-parent = <&CPMPIC>;
  217. };
  218. serial@91a20 {
  219. device_type = "serial";
  220. compatible = "fsl,mpc8560-scc-uart",
  221. "fsl,cpm2-scc-uart";
  222. reg = <0x91a20 0x20 0x88100 0x100>;
  223. fsl,cpm-brg = <2>;
  224. fsl,cpm-command = <0x4a00000>;
  225. current-speed = <0x1c200>;
  226. interrupts = <0x29 0x8>;
  227. interrupt-parent = <&CPMPIC>;
  228. };
  229. mdio@90d00 { /* For FCCs */
  230. #address-cells = <1>;
  231. #size-cells = <0>;
  232. compatible = "fsl,cpm2-mdio-bitbang";
  233. reg = <0x90d00 0x14>;
  234. fsl,mdio-pin = <24>;
  235. fsl,mdc-pin = <25>;
  236. PHY0: ethernet-phy@0 {
  237. interrupt-parent = <&mpic>;
  238. reg = <0x0>;
  239. device_type = "ethernet-phy";
  240. };
  241. };
  242. enet2: ethernet@91300 {
  243. device_type = "network";
  244. compatible = "fsl,mpc8560-fcc-enet",
  245. "fsl,cpm2-fcc-enet";
  246. reg = <0x91300 0x20 0x88400 0x100 0x91390 0x1>;
  247. /* Mac address filled in by bootwrapper */
  248. local-mac-address = [ 00 00 00 00 00 00 ];
  249. fsl,cpm-command = <0x12000300>;
  250. interrupts = <0x20 0x8>;
  251. interrupt-parent = <&CPMPIC>;
  252. phy-handle = <&PHY0>;
  253. };
  254. };
  255. };
  256. localbus@fdf05000 {
  257. #address-cells = <2>;
  258. #size-cells = <1>;
  259. compatible = "fsl,mpc8560-localbus";
  260. reg = <0xfdf05000 0x68>;
  261. ranges = <0x0 0x0 0xe0000000 0x00800000
  262. 0x4 0x0 0xe8080000 0x00080000>;
  263. flash@0,0 {
  264. #address-cells = <1>;
  265. #size-cells = <1>;
  266. compatible = "jedec-flash";
  267. reg = <0x0 0x0 0x800000>;
  268. bank-width = <0x2>;
  269. partition@0 {
  270. label = "Primary Kernel";
  271. reg = <0x0 0x180000>;
  272. };
  273. partition@180000 {
  274. label = "Primary Filesystem";
  275. reg = <0x180000 0x580000>;
  276. };
  277. partition@700000 {
  278. label = "Monitor";
  279. reg = <0x300000 0x100000>;
  280. read-only;
  281. };
  282. };
  283. cpld@4,0 {
  284. compatible = "emerson,KSI8560-cpld";
  285. reg = <0x4 0x0 0x80000>;
  286. };
  287. };
  288. chosen {
  289. linux,stdout-path = "/soc/cpm/serial@91a00";
  290. };
  291. };