Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: e35ff98f7c
Branches Tags
linux-vybrid_pu...
/
arch
/
blackfin
/
mach-bf561
/
include
/
mach
/
mem_map.h

mem_map.h 2.4 KB
History Raw

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788 
  1. /*
    2. 

  2.  * Memory MAP
    3. 

  3.  * Common header file for blackfin BF561 of processors.
    4. 

  4.  */
    5. 

  5. 

  6. #ifndef _MEM_MAP_561_H_
    7. 

  7. #define _MEM_MAP_561_H_
    8. 

  8. 

  9. #define COREMMR_BASE           0xFFE00000	 /* Core MMRs */
    10. 

  10. #define SYSMMR_BASE            0xFFC00000	 /* System MMRs */
    11. 

  11. 

  12. /* Async Memory Banks */
    13. 

  13. #define ASYNC_BANK3_BASE	0x2C000000	 /* Async Bank 3 */
    14. 

  14. #define ASYNC_BANK3_SIZE	0x04000000	/* 64M */
    15. 

  15. #define ASYNC_BANK2_BASE	0x28000000	 /* Async Bank 2 */
    16. 

  16. #define ASYNC_BANK2_SIZE	0x04000000	/* 64M */
    17. 

  17. #define ASYNC_BANK1_BASE	0x24000000	 /* Async Bank 1 */
    18. 

  18. #define ASYNC_BANK1_SIZE	0x04000000	/* 64M */
    19. 

  19. #define ASYNC_BANK0_BASE	0x20000000	 /* Async Bank 0 */
    20. 

  20. #define ASYNC_BANK0_SIZE	0x04000000	/* 64M */
    21. 

  21. 

  22. /* Boot ROM Memory */
    23. 

  23. 

  24. #define BOOT_ROM_START		0xEF000000
    25. 

  25. #define BOOT_ROM_LENGTH		0x800
    26. 

  26. 

  27. /* Level 1 Memory */
    28. 

  28. 

  29. #ifdef CONFIG_BFIN_ICACHE
    30. 

  30. #define BFIN_ICACHESIZE	(16*1024)
    31. 

  31. #else
    32. 

  32. #define BFIN_ICACHESIZE	(0*1024)
    33. 

  33. #endif
    34. 

  34. 

  35. /* Memory Map for ADSP-BF561 processors */
    36. 

  36. 

  37. #ifdef CONFIG_BF561
    38. 

  38. #define COREA_L1_CODE_START       0xFFA00000
    39. 

  39. #define COREA_L1_DATA_A_START     0xFF800000
    40. 

  40. #define COREA_L1_DATA_B_START     0xFF900000
    41. 

  41. #define COREB_L1_CODE_START       0xFF600000
    42. 

  42. #define COREB_L1_DATA_A_START     0xFF400000
    43. 

  43. #define COREB_L1_DATA_B_START     0xFF500000
    44. 

  44. 

  45. #define L1_CODE_START       COREA_L1_CODE_START
    46. 

  46. #define L1_DATA_A_START     COREA_L1_DATA_A_START
    47. 

  47. #define L1_DATA_B_START     COREA_L1_DATA_B_START
    48. 

  48. 

  49. #define L1_CODE_LENGTH      0x4000
    50. 

  50. 

  51. #ifdef CONFIG_BFIN_DCACHE
    52. 

  52. 

  53. #ifdef CONFIG_BFIN_DCACHE_BANKA
    54. 

  54. #define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
    55. 

  55. #define L1_DATA_A_LENGTH      (0x8000 - 0x4000)
    56. 

  56. #define L1_DATA_B_LENGTH      0x8000
    57. 

  57. #define BFIN_DCACHESIZE	(16*1024)
    58. 

  58. #define BFIN_DSUPBANKS	1
    59. 

  59. #else
    60. 

  60. #define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
    61. 

  61. #define L1_DATA_A_LENGTH      (0x8000 - 0x4000)
    62. 

  62. #define L1_DATA_B_LENGTH      (0x8000 - 0x4000)
    63. 

  63. #define BFIN_DCACHESIZE	(32*1024)
    64. 

  64. #define BFIN_DSUPBANKS	2
    65. 

  65. #endif
    66. 

  66. 

  67. #else
    68. 

  68. #define DMEM_CNTR (ASRAM_BSRAM | ENDCPLB | PORT_PREF0)
    69. 

  69. #define L1_DATA_A_LENGTH      0x8000
    70. 

  70. #define L1_DATA_B_LENGTH      0x8000
    71. 

  71. #define BFIN_DCACHESIZE	(0*1024)
    72. 

  72. #define BFIN_DSUPBANKS	0
    73. 

  73. #endif /*CONFIG_BFIN_DCACHE*/
    74. 

  74. #endif
    75. 

  75. 

  76. /* Level 2 Memory */
    77. 

  77. #define L2_START		0xFEB00000
    78. 

  78. #define L2_LENGTH		0x20000
    79. 

  79. 

  80. /* Scratch Pad Memory */
    81. 

  81. 

  82. #define COREA_L1_SCRATCH_START	0xFFB00000
    83. 

  83. #define COREB_L1_SCRATCH_START	0xFF700000
    84. 

  84. 

  85. #define L1_SCRATCH_START	COREA_L1_SCRATCH_START
    86. 

  86. #define L1_SCRATCH_LENGTH	0x1000
    87. 

  87. 

  88. #endif				/* _MEM_MAP_533_H_ */
    89.