dma.h 953 B

1234567891011121314151617181920212223242526272829303132333435
  1. /*****************************************************************************
  2. *
  3. * BF-533/2/1 Specific Declarations
  4. *
  5. ****************************************************************************/
  6. #ifndef _MACH_DMA_H_
  7. #define _MACH_DMA_H_
  8. #define MAX_BLACKFIN_DMA_CHANNEL 36
  9. #define CH_PPI0 0
  10. #define CH_PPI (CH_PPI0)
  11. #define CH_PPI1 1
  12. #define CH_SPORT0_RX 12
  13. #define CH_SPORT0_TX 13
  14. #define CH_SPORT1_RX 14
  15. #define CH_SPORT1_TX 15
  16. #define CH_SPI 16
  17. #define CH_UART_RX 17
  18. #define CH_UART_TX 18
  19. #define CH_MEM_STREAM0_DEST 24 /* TX */
  20. #define CH_MEM_STREAM0_SRC 25 /* RX */
  21. #define CH_MEM_STREAM1_DEST 26 /* TX */
  22. #define CH_MEM_STREAM1_SRC 27 /* RX */
  23. #define CH_MEM_STREAM2_DEST 28
  24. #define CH_MEM_STREAM2_SRC 29
  25. #define CH_MEM_STREAM3_DEST 30
  26. #define CH_MEM_STREAM3_SRC 31
  27. #define CH_IMEM_STREAM0_DEST 32
  28. #define CH_IMEM_STREAM0_SRC 33
  29. #define CH_IMEM_STREAM1_DEST 34
  30. #define CH_IMEM_STREAM1_SRC 35
  31. #endif