system.c 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970
  1. /*
  2. * Copyright (C) 1999 ARM Limited
  3. * Copyright (C) 2000 Deep Blue Solutions Ltd
  4. * Copyright 2006-2007 Freescale Semiconductor, Inc. All Rights Reserved.
  5. * Copyright 2008 Juergen Beisert, kernel@pengutronix.de
  6. * Copyright 2009 Ilya Yanok, Emcraft Systems Ltd, yanok@emcraft.com
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. */
  18. #include <linux/kernel.h>
  19. #include <linux/clk.h>
  20. #include <linux/io.h>
  21. #include <linux/err.h>
  22. #include <linux/delay.h>
  23. #include <mach/hardware.h>
  24. #include <asm/system_misc.h>
  25. #include <asm/proc-fns.h>
  26. #include <asm/mach-types.h>
  27. #include "common.h"
  28. static void __iomem *wdog_base;
  29. /*
  30. * Reset the system. It is called by machine_restart().
  31. */
  32. void mxc_restart(char mode, const char *cmd)
  33. {
  34. unsigned int wcr_enable;
  35. if (cpu_is_mx1()) {
  36. wcr_enable = (1 << 0);
  37. } else {
  38. struct clk *clk;
  39. clk = clk_get_sys("imx2-wdt.0", NULL);
  40. if (!IS_ERR(clk))
  41. clk_prepare_enable(clk);
  42. wcr_enable = (1 << 2);
  43. }
  44. /* Assert SRS signal */
  45. __raw_writew(wcr_enable, wdog_base);
  46. /* wait for reset to assert... */
  47. mdelay(500);
  48. printk(KERN_ERR "Watchdog reset failed to assert reset\n");
  49. /* delay to allow the serial port to show the message */
  50. mdelay(50);
  51. /* we'll take a jump through zero as a poor second */
  52. soft_restart(0);
  53. }
  54. void mxc_arch_reset_init(void __iomem *base)
  55. {
  56. wdog_base = base;
  57. }