board_setup.c 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. /*
  2. * Copyright 2000 MontaVista Software Inc.
  3. * Author: MontaVista Software, Inc.
  4. * ppopov@mvista.com or source@mvista.com
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. *
  11. * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
  12. * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  13. * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
  14. * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  15. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  16. * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
  17. * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  18. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  19. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  20. * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  21. *
  22. * You should have received a copy of the GNU General Public License along
  23. * with this program; if not, write to the Free Software Foundation, Inc.,
  24. * 675 Mass Ave, Cambridge, MA 02139, USA.
  25. */
  26. #include <linux/init.h>
  27. #include <linux/delay.h>
  28. #include <asm/mach-au1x00/au1000.h>
  29. #include <asm/mach-pb1x00/pb1500.h>
  30. void board_reset(void)
  31. {
  32. /* Hit BCSR.SYSTEM_CONTROL[SW_RST] */
  33. au_writel(0x00000000, 0xAE00001C);
  34. }
  35. void __init board_setup(void)
  36. {
  37. u32 pin_func;
  38. u32 sys_freqctrl, sys_clksrc;
  39. sys_clksrc = sys_freqctrl = pin_func = 0;
  40. // set AUX clock to 12MHz * 8 = 96 MHz
  41. au_writel(8, SYS_AUXPLL);
  42. au_writel(0, SYS_PINSTATERD);
  43. udelay(100);
  44. #if defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
  45. /* GPIO201 is input for PCMCIA card detect */
  46. /* GPIO203 is input for PCMCIA interrupt request */
  47. au_writel(au_readl(GPIO2_DIR) & (u32)(~((1<<1)|(1<<3))), GPIO2_DIR);
  48. /* zero and disable FREQ2 */
  49. sys_freqctrl = au_readl(SYS_FREQCTRL0);
  50. sys_freqctrl &= ~0xFFF00000;
  51. au_writel(sys_freqctrl, SYS_FREQCTRL0);
  52. /* zero and disable USBH/USBD clocks */
  53. sys_clksrc = au_readl(SYS_CLKSRC);
  54. sys_clksrc &= ~0x00007FE0;
  55. au_writel(sys_clksrc, SYS_CLKSRC);
  56. sys_freqctrl = au_readl(SYS_FREQCTRL0);
  57. sys_freqctrl &= ~0xFFF00000;
  58. sys_clksrc = au_readl(SYS_CLKSRC);
  59. sys_clksrc &= ~0x00007FE0;
  60. // FREQ2 = aux/2 = 48 MHz
  61. sys_freqctrl |= ((0<<22) | (1<<21) | (1<<20));
  62. au_writel(sys_freqctrl, SYS_FREQCTRL0);
  63. /*
  64. * Route 48MHz FREQ2 into USB Host and/or Device
  65. */
  66. #if defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
  67. sys_clksrc |= ((4<<12) | (0<<11) | (0<<10));
  68. #endif
  69. au_writel(sys_clksrc, SYS_CLKSRC);
  70. pin_func = au_readl(SYS_PINFUNC) & (u32)(~0x8000);
  71. // 2nd USB port is USB host
  72. pin_func |= 0x8000;
  73. au_writel(pin_func, SYS_PINFUNC);
  74. #endif /* defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE) */
  75. #ifdef CONFIG_PCI
  76. // Setup PCI bus controller
  77. au_writel(0, Au1500_PCI_CMEM);
  78. au_writel(0x00003fff, Au1500_CFG_BASE);
  79. #if defined(__MIPSEB__)
  80. au_writel(0xf | (2<<6) | (1<<4), Au1500_PCI_CFG);
  81. #else
  82. au_writel(0xf, Au1500_PCI_CFG);
  83. #endif
  84. au_writel(0xf0000000, Au1500_PCI_MWMASK_DEV);
  85. au_writel(0, Au1500_PCI_MWBASE_REV_CCL);
  86. au_writel(0x02a00356, Au1500_PCI_STATCMD);
  87. au_writel(0x00003c04, Au1500_PCI_HDRTYPE);
  88. au_writel(0x00000008, Au1500_PCI_MBAR);
  89. au_sync();
  90. #endif
  91. /* Enable sys bus clock divider when IDLE state or no bus activity. */
  92. au_writel(au_readl(SYS_POWERCTRL) | (0x3 << 5), SYS_POWERCTRL);
  93. /* Enable the RTC if not already enabled */
  94. if (!(au_readl(0xac000028) & 0x20)) {
  95. printk("enabling clock ...\n");
  96. au_writel((au_readl(0xac000028) | 0x20), 0xac000028);
  97. }
  98. /* Put the clock in BCD mode */
  99. if (au_readl(0xac00002C) & 0x4) { /* reg B */
  100. au_writel(au_readl(0xac00002c) & ~0x4, 0xac00002c);
  101. au_sync();
  102. }
  103. }