dbg_io.c 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119
  1. #include <asm/mach-au1x00/au1000.h>
  2. #ifdef CONFIG_KGDB
  3. /*
  4. * FIXME the user should be able to select the
  5. * uart to be used for debugging.
  6. */
  7. #define DEBUG_BASE UART_DEBUG_BASE
  8. /**/
  9. /* we need uint32 uint8 */
  10. /* #include "types.h" */
  11. typedef unsigned char uint8;
  12. typedef unsigned int uint32;
  13. #define UART16550_BAUD_2400 2400
  14. #define UART16550_BAUD_4800 4800
  15. #define UART16550_BAUD_9600 9600
  16. #define UART16550_BAUD_19200 19200
  17. #define UART16550_BAUD_38400 38400
  18. #define UART16550_BAUD_57600 57600
  19. #define UART16550_BAUD_115200 115200
  20. #define UART16550_PARITY_NONE 0
  21. #define UART16550_PARITY_ODD 0x08
  22. #define UART16550_PARITY_EVEN 0x18
  23. #define UART16550_PARITY_MARK 0x28
  24. #define UART16550_PARITY_SPACE 0x38
  25. #define UART16550_DATA_5BIT 0x0
  26. #define UART16550_DATA_6BIT 0x1
  27. #define UART16550_DATA_7BIT 0x2
  28. #define UART16550_DATA_8BIT 0x3
  29. #define UART16550_STOP_1BIT 0x0
  30. #define UART16550_STOP_2BIT 0x4
  31. #define UART_RX 0 /* Receive buffer */
  32. #define UART_TX 4 /* Transmit buffer */
  33. #define UART_IER 8 /* Interrupt Enable Register */
  34. #define UART_IIR 0xC /* Interrupt ID Register */
  35. #define UART_FCR 0x10 /* FIFO Control Register */
  36. #define UART_LCR 0x14 /* Line Control Register */
  37. #define UART_MCR 0x18 /* Modem Control Register */
  38. #define UART_LSR 0x1C /* Line Status Register */
  39. #define UART_MSR 0x20 /* Modem Status Register */
  40. #define UART_CLK 0x28 /* Baud Rat4e Clock Divider */
  41. #define UART_MOD_CNTRL 0x100 /* Module Control */
  42. /* memory-mapped read/write of the port */
  43. #define UART16550_READ(y) (au_readl(DEBUG_BASE + y) & 0xff)
  44. #define UART16550_WRITE(y, z) (au_writel(z&0xff, DEBUG_BASE + y))
  45. extern unsigned long calc_clock(void);
  46. void debugInit(uint32 baud, uint8 data, uint8 parity, uint8 stop)
  47. {
  48. if (UART16550_READ(UART_MOD_CNTRL) != 0x3) {
  49. UART16550_WRITE(UART_MOD_CNTRL, 3);
  50. }
  51. calc_clock();
  52. /* disable interrupts */
  53. UART16550_WRITE(UART_IER, 0);
  54. /* set up baud rate */
  55. {
  56. uint32 divisor;
  57. /* set divisor */
  58. divisor = get_au1x00_uart_baud_base() / baud;
  59. UART16550_WRITE(UART_CLK, divisor & 0xffff);
  60. }
  61. /* set data format */
  62. UART16550_WRITE(UART_LCR, (data | parity | stop));
  63. }
  64. static int remoteDebugInitialized = 0;
  65. uint8 getDebugChar(void)
  66. {
  67. if (!remoteDebugInitialized) {
  68. remoteDebugInitialized = 1;
  69. debugInit(UART16550_BAUD_115200,
  70. UART16550_DATA_8BIT,
  71. UART16550_PARITY_NONE,
  72. UART16550_STOP_1BIT);
  73. }
  74. while((UART16550_READ(UART_LSR) & 0x1) == 0);
  75. return UART16550_READ(UART_RX);
  76. }
  77. int putDebugChar(uint8 byte)
  78. {
  79. // int i;
  80. if (!remoteDebugInitialized) {
  81. remoteDebugInitialized = 1;
  82. debugInit(UART16550_BAUD_115200,
  83. UART16550_DATA_8BIT,
  84. UART16550_PARITY_NONE,
  85. UART16550_STOP_1BIT);
  86. }
  87. while ((UART16550_READ(UART_LSR)&0x40) == 0);
  88. UART16550_WRITE(UART_TX, byte);
  89. //for (i=0;i<0xfff;i++);
  90. return 1;
  91. }
  92. #endif