ks8842.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856
  1. /*
  2. * ks8842.c timberdale KS8842 ethernet driver
  3. * Copyright (c) 2009 Intel Corporation
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, write to the Free Software
  16. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  17. */
  18. /* Supports:
  19. * The Micrel KS8842 behind the timberdale FPGA
  20. * The genuine Micrel KS8841/42 device with ISA 16/32bit bus interface
  21. */
  22. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  23. #include <linux/kernel.h>
  24. #include <linux/module.h>
  25. #include <linux/platform_device.h>
  26. #include <linux/netdevice.h>
  27. #include <linux/etherdevice.h>
  28. #include <linux/ethtool.h>
  29. #include <linux/ks8842.h>
  30. #define DRV_NAME "ks8842"
  31. /* Timberdale specific Registers */
  32. #define REG_TIMB_RST 0x1c
  33. /* KS8842 registers */
  34. #define REG_SELECT_BANK 0x0e
  35. /* bank 0 registers */
  36. #define REG_QRFCR 0x04
  37. /* bank 2 registers */
  38. #define REG_MARL 0x00
  39. #define REG_MARM 0x02
  40. #define REG_MARH 0x04
  41. /* bank 3 registers */
  42. #define REG_GRR 0x06
  43. /* bank 16 registers */
  44. #define REG_TXCR 0x00
  45. #define REG_TXSR 0x02
  46. #define REG_RXCR 0x04
  47. #define REG_TXMIR 0x08
  48. #define REG_RXMIR 0x0A
  49. /* bank 17 registers */
  50. #define REG_TXQCR 0x00
  51. #define REG_RXQCR 0x02
  52. #define REG_TXFDPR 0x04
  53. #define REG_RXFDPR 0x06
  54. #define REG_QMU_DATA_LO 0x08
  55. #define REG_QMU_DATA_HI 0x0A
  56. /* bank 18 registers */
  57. #define REG_IER 0x00
  58. #define IRQ_LINK_CHANGE 0x8000
  59. #define IRQ_TX 0x4000
  60. #define IRQ_RX 0x2000
  61. #define IRQ_RX_OVERRUN 0x0800
  62. #define IRQ_TX_STOPPED 0x0200
  63. #define IRQ_RX_STOPPED 0x0100
  64. #define IRQ_RX_ERROR 0x0080
  65. #define ENABLED_IRQS (IRQ_LINK_CHANGE | IRQ_TX | IRQ_RX | IRQ_RX_STOPPED | \
  66. IRQ_TX_STOPPED | IRQ_RX_OVERRUN | IRQ_RX_ERROR)
  67. #define REG_ISR 0x02
  68. #define REG_RXSR 0x04
  69. #define RXSR_VALID 0x8000
  70. #define RXSR_BROADCAST 0x80
  71. #define RXSR_MULTICAST 0x40
  72. #define RXSR_UNICAST 0x20
  73. #define RXSR_FRAMETYPE 0x08
  74. #define RXSR_TOO_LONG 0x04
  75. #define RXSR_RUNT 0x02
  76. #define RXSR_CRC_ERROR 0x01
  77. #define RXSR_ERROR (RXSR_TOO_LONG | RXSR_RUNT | RXSR_CRC_ERROR)
  78. /* bank 32 registers */
  79. #define REG_SW_ID_AND_ENABLE 0x00
  80. #define REG_SGCR1 0x02
  81. #define REG_SGCR2 0x04
  82. #define REG_SGCR3 0x06
  83. /* bank 39 registers */
  84. #define REG_MACAR1 0x00
  85. #define REG_MACAR2 0x02
  86. #define REG_MACAR3 0x04
  87. /* bank 45 registers */
  88. #define REG_P1MBCR 0x00
  89. #define REG_P1MBSR 0x02
  90. /* bank 46 registers */
  91. #define REG_P2MBCR 0x00
  92. #define REG_P2MBSR 0x02
  93. /* bank 48 registers */
  94. #define REG_P1CR2 0x02
  95. /* bank 49 registers */
  96. #define REG_P1CR4 0x02
  97. #define REG_P1SR 0x04
  98. /* flags passed by platform_device for configuration */
  99. #define MICREL_KS884X 0x01 /* 0=Timeberdale(FPGA), 1=Micrel */
  100. #define KS884X_16BIT 0x02 /* 1=16bit, 0=32bit */
  101. struct ks8842_adapter {
  102. void __iomem *hw_addr;
  103. int irq;
  104. unsigned long conf_flags; /* copy of platform_device config */
  105. struct tasklet_struct tasklet;
  106. spinlock_t lock; /* spinlock to be interrupt safe */
  107. struct work_struct timeout_work;
  108. struct net_device *netdev;
  109. };
  110. static inline void ks8842_select_bank(struct ks8842_adapter *adapter, u16 bank)
  111. {
  112. iowrite16(bank, adapter->hw_addr + REG_SELECT_BANK);
  113. }
  114. static inline void ks8842_write8(struct ks8842_adapter *adapter, u16 bank,
  115. u8 value, int offset)
  116. {
  117. ks8842_select_bank(adapter, bank);
  118. iowrite8(value, adapter->hw_addr + offset);
  119. }
  120. static inline void ks8842_write16(struct ks8842_adapter *adapter, u16 bank,
  121. u16 value, int offset)
  122. {
  123. ks8842_select_bank(adapter, bank);
  124. iowrite16(value, adapter->hw_addr + offset);
  125. }
  126. static inline void ks8842_enable_bits(struct ks8842_adapter *adapter, u16 bank,
  127. u16 bits, int offset)
  128. {
  129. u16 reg;
  130. ks8842_select_bank(adapter, bank);
  131. reg = ioread16(adapter->hw_addr + offset);
  132. reg |= bits;
  133. iowrite16(reg, adapter->hw_addr + offset);
  134. }
  135. static inline void ks8842_clear_bits(struct ks8842_adapter *adapter, u16 bank,
  136. u16 bits, int offset)
  137. {
  138. u16 reg;
  139. ks8842_select_bank(adapter, bank);
  140. reg = ioread16(adapter->hw_addr + offset);
  141. reg &= ~bits;
  142. iowrite16(reg, adapter->hw_addr + offset);
  143. }
  144. static inline void ks8842_write32(struct ks8842_adapter *adapter, u16 bank,
  145. u32 value, int offset)
  146. {
  147. ks8842_select_bank(adapter, bank);
  148. iowrite32(value, adapter->hw_addr + offset);
  149. }
  150. static inline u8 ks8842_read8(struct ks8842_adapter *adapter, u16 bank,
  151. int offset)
  152. {
  153. ks8842_select_bank(adapter, bank);
  154. return ioread8(adapter->hw_addr + offset);
  155. }
  156. static inline u16 ks8842_read16(struct ks8842_adapter *adapter, u16 bank,
  157. int offset)
  158. {
  159. ks8842_select_bank(adapter, bank);
  160. return ioread16(adapter->hw_addr + offset);
  161. }
  162. static inline u32 ks8842_read32(struct ks8842_adapter *adapter, u16 bank,
  163. int offset)
  164. {
  165. ks8842_select_bank(adapter, bank);
  166. return ioread32(adapter->hw_addr + offset);
  167. }
  168. static void ks8842_reset(struct ks8842_adapter *adapter)
  169. {
  170. if (adapter->conf_flags & MICREL_KS884X) {
  171. ks8842_write16(adapter, 3, 1, REG_GRR);
  172. msleep(10);
  173. iowrite16(0, adapter->hw_addr + REG_GRR);
  174. } else {
  175. /* The KS8842 goes haywire when doing softare reset
  176. * a work around in the timberdale IP is implemented to
  177. * do a hardware reset instead
  178. ks8842_write16(adapter, 3, 1, REG_GRR);
  179. msleep(10);
  180. iowrite16(0, adapter->hw_addr + REG_GRR);
  181. */
  182. iowrite32(0x1, adapter->hw_addr + REG_TIMB_RST);
  183. msleep(20);
  184. }
  185. }
  186. static void ks8842_update_link_status(struct net_device *netdev,
  187. struct ks8842_adapter *adapter)
  188. {
  189. /* check the status of the link */
  190. if (ks8842_read16(adapter, 45, REG_P1MBSR) & 0x4) {
  191. netif_carrier_on(netdev);
  192. netif_wake_queue(netdev);
  193. } else {
  194. netif_stop_queue(netdev);
  195. netif_carrier_off(netdev);
  196. }
  197. }
  198. static void ks8842_enable_tx(struct ks8842_adapter *adapter)
  199. {
  200. ks8842_enable_bits(adapter, 16, 0x01, REG_TXCR);
  201. }
  202. static void ks8842_disable_tx(struct ks8842_adapter *adapter)
  203. {
  204. ks8842_clear_bits(adapter, 16, 0x01, REG_TXCR);
  205. }
  206. static void ks8842_enable_rx(struct ks8842_adapter *adapter)
  207. {
  208. ks8842_enable_bits(adapter, 16, 0x01, REG_RXCR);
  209. }
  210. static void ks8842_disable_rx(struct ks8842_adapter *adapter)
  211. {
  212. ks8842_clear_bits(adapter, 16, 0x01, REG_RXCR);
  213. }
  214. static void ks8842_reset_hw(struct ks8842_adapter *adapter)
  215. {
  216. /* reset the HW */
  217. ks8842_reset(adapter);
  218. /* Enable QMU Transmit flow control / transmit padding / Transmit CRC */
  219. ks8842_write16(adapter, 16, 0x000E, REG_TXCR);
  220. /* enable the receiver, uni + multi + broadcast + flow ctrl
  221. + crc strip */
  222. ks8842_write16(adapter, 16, 0x8 | 0x20 | 0x40 | 0x80 | 0x400,
  223. REG_RXCR);
  224. /* TX frame pointer autoincrement */
  225. ks8842_write16(adapter, 17, 0x4000, REG_TXFDPR);
  226. /* RX frame pointer autoincrement */
  227. ks8842_write16(adapter, 17, 0x4000, REG_RXFDPR);
  228. /* RX 2 kb high watermark */
  229. ks8842_write16(adapter, 0, 0x1000, REG_QRFCR);
  230. /* aggresive back off in half duplex */
  231. ks8842_enable_bits(adapter, 32, 1 << 8, REG_SGCR1);
  232. /* enable no excessive collison drop */
  233. ks8842_enable_bits(adapter, 32, 1 << 3, REG_SGCR2);
  234. /* Enable port 1 force flow control / back pressure / transmit / recv */
  235. ks8842_write16(adapter, 48, 0x1E07, REG_P1CR2);
  236. /* restart port auto-negotiation */
  237. ks8842_enable_bits(adapter, 49, 1 << 13, REG_P1CR4);
  238. if (!(adapter->conf_flags & MICREL_KS884X))
  239. /* only advertise 10Mbps */
  240. ks8842_clear_bits(adapter, 49, 3 << 2, REG_P1CR4);
  241. /* Enable the transmitter */
  242. ks8842_enable_tx(adapter);
  243. /* Enable the receiver */
  244. ks8842_enable_rx(adapter);
  245. /* clear all interrupts */
  246. ks8842_write16(adapter, 18, 0xffff, REG_ISR);
  247. /* enable interrupts */
  248. ks8842_write16(adapter, 18, ENABLED_IRQS, REG_IER);
  249. /* enable the switch */
  250. ks8842_write16(adapter, 32, 0x1, REG_SW_ID_AND_ENABLE);
  251. }
  252. static void ks8842_read_mac_addr(struct ks8842_adapter *adapter, u8 *dest)
  253. {
  254. int i;
  255. u16 mac;
  256. for (i = 0; i < ETH_ALEN; i++)
  257. dest[ETH_ALEN - i - 1] = ks8842_read8(adapter, 2, REG_MARL + i);
  258. if (adapter->conf_flags & MICREL_KS884X) {
  259. /*
  260. the sequence of saving mac addr between MAC and Switch is
  261. different.
  262. */
  263. mac = ks8842_read16(adapter, 2, REG_MARL);
  264. ks8842_write16(adapter, 39, mac, REG_MACAR3);
  265. mac = ks8842_read16(adapter, 2, REG_MARM);
  266. ks8842_write16(adapter, 39, mac, REG_MACAR2);
  267. mac = ks8842_read16(adapter, 2, REG_MARH);
  268. ks8842_write16(adapter, 39, mac, REG_MACAR1);
  269. } else {
  270. /* make sure the switch port uses the same MAC as the QMU */
  271. mac = ks8842_read16(adapter, 2, REG_MARL);
  272. ks8842_write16(adapter, 39, mac, REG_MACAR1);
  273. mac = ks8842_read16(adapter, 2, REG_MARM);
  274. ks8842_write16(adapter, 39, mac, REG_MACAR2);
  275. mac = ks8842_read16(adapter, 2, REG_MARH);
  276. ks8842_write16(adapter, 39, mac, REG_MACAR3);
  277. }
  278. }
  279. static void ks8842_write_mac_addr(struct ks8842_adapter *adapter, u8 *mac)
  280. {
  281. unsigned long flags;
  282. unsigned i;
  283. spin_lock_irqsave(&adapter->lock, flags);
  284. for (i = 0; i < ETH_ALEN; i++) {
  285. ks8842_write8(adapter, 2, mac[ETH_ALEN - i - 1], REG_MARL + i);
  286. if (!(adapter->conf_flags & MICREL_KS884X))
  287. ks8842_write8(adapter, 39, mac[ETH_ALEN - i - 1],
  288. REG_MACAR1 + i);
  289. }
  290. if (adapter->conf_flags & MICREL_KS884X) {
  291. /*
  292. the sequence of saving mac addr between MAC and Switch is
  293. different.
  294. */
  295. u16 mac;
  296. mac = ks8842_read16(adapter, 2, REG_MARL);
  297. ks8842_write16(adapter, 39, mac, REG_MACAR3);
  298. mac = ks8842_read16(adapter, 2, REG_MARM);
  299. ks8842_write16(adapter, 39, mac, REG_MACAR2);
  300. mac = ks8842_read16(adapter, 2, REG_MARH);
  301. ks8842_write16(adapter, 39, mac, REG_MACAR1);
  302. }
  303. spin_unlock_irqrestore(&adapter->lock, flags);
  304. }
  305. static inline u16 ks8842_tx_fifo_space(struct ks8842_adapter *adapter)
  306. {
  307. return ks8842_read16(adapter, 16, REG_TXMIR) & 0x1fff;
  308. }
  309. static int ks8842_tx_frame(struct sk_buff *skb, struct net_device *netdev)
  310. {
  311. struct ks8842_adapter *adapter = netdev_priv(netdev);
  312. int len = skb->len;
  313. netdev_dbg(netdev, "%s: len %u head %p data %p tail %p end %p\n",
  314. __func__, skb->len, skb->head, skb->data,
  315. skb_tail_pointer(skb), skb_end_pointer(skb));
  316. /* check FIFO buffer space, we need space for CRC and command bits */
  317. if (ks8842_tx_fifo_space(adapter) < len + 8)
  318. return NETDEV_TX_BUSY;
  319. if (adapter->conf_flags & KS884X_16BIT) {
  320. u16 *ptr16 = (u16 *)skb->data;
  321. ks8842_write16(adapter, 17, 0x8000 | 0x100, REG_QMU_DATA_LO);
  322. ks8842_write16(adapter, 17, (u16)len, REG_QMU_DATA_HI);
  323. netdev->stats.tx_bytes += len;
  324. /* copy buffer */
  325. while (len > 0) {
  326. iowrite16(*ptr16++, adapter->hw_addr + REG_QMU_DATA_LO);
  327. iowrite16(*ptr16++, adapter->hw_addr + REG_QMU_DATA_HI);
  328. len -= sizeof(u32);
  329. }
  330. } else {
  331. u32 *ptr = (u32 *)skb->data;
  332. u32 ctrl;
  333. /* the control word, enable IRQ, port 1 and the length */
  334. ctrl = 0x8000 | 0x100 | (len << 16);
  335. ks8842_write32(adapter, 17, ctrl, REG_QMU_DATA_LO);
  336. netdev->stats.tx_bytes += len;
  337. /* copy buffer */
  338. while (len > 0) {
  339. iowrite32(*ptr, adapter->hw_addr + REG_QMU_DATA_LO);
  340. len -= sizeof(u32);
  341. ptr++;
  342. }
  343. }
  344. /* enqueue packet */
  345. ks8842_write16(adapter, 17, 1, REG_TXQCR);
  346. dev_kfree_skb(skb);
  347. return NETDEV_TX_OK;
  348. }
  349. static void ks8842_rx_frame(struct net_device *netdev,
  350. struct ks8842_adapter *adapter)
  351. {
  352. u32 status;
  353. int len;
  354. if (adapter->conf_flags & KS884X_16BIT) {
  355. status = ks8842_read16(adapter, 17, REG_QMU_DATA_LO);
  356. len = ks8842_read16(adapter, 17, REG_QMU_DATA_HI);
  357. netdev_dbg(netdev, "%s - rx_data: status: %x\n",
  358. __func__, status);
  359. } else {
  360. status = ks8842_read32(adapter, 17, REG_QMU_DATA_LO);
  361. len = (status >> 16) & 0x7ff;
  362. status &= 0xffff;
  363. netdev_dbg(netdev, "%s - rx_data: status: %x\n",
  364. __func__, status);
  365. }
  366. /* check the status */
  367. if ((status & RXSR_VALID) && !(status & RXSR_ERROR)) {
  368. struct sk_buff *skb = netdev_alloc_skb_ip_align(netdev, len);
  369. netdev_dbg(netdev, "%s, got package, len: %d\n", __func__, len);
  370. if (skb) {
  371. netdev->stats.rx_packets++;
  372. netdev->stats.rx_bytes += len;
  373. if (status & RXSR_MULTICAST)
  374. netdev->stats.multicast++;
  375. if (adapter->conf_flags & KS884X_16BIT) {
  376. u16 *data16 = (u16 *)skb_put(skb, len);
  377. ks8842_select_bank(adapter, 17);
  378. while (len > 0) {
  379. *data16++ = ioread16(adapter->hw_addr +
  380. REG_QMU_DATA_LO);
  381. *data16++ = ioread16(adapter->hw_addr +
  382. REG_QMU_DATA_HI);
  383. len -= sizeof(u32);
  384. }
  385. } else {
  386. u32 *data = (u32 *)skb_put(skb, len);
  387. ks8842_select_bank(adapter, 17);
  388. while (len > 0) {
  389. *data++ = ioread32(adapter->hw_addr +
  390. REG_QMU_DATA_LO);
  391. len -= sizeof(u32);
  392. }
  393. }
  394. skb->protocol = eth_type_trans(skb, netdev);
  395. netif_rx(skb);
  396. } else
  397. netdev->stats.rx_dropped++;
  398. } else {
  399. netdev_dbg(netdev, "RX error, status: %x\n", status);
  400. netdev->stats.rx_errors++;
  401. if (status & RXSR_TOO_LONG)
  402. netdev->stats.rx_length_errors++;
  403. if (status & RXSR_CRC_ERROR)
  404. netdev->stats.rx_crc_errors++;
  405. if (status & RXSR_RUNT)
  406. netdev->stats.rx_frame_errors++;
  407. }
  408. /* set high watermark to 3K */
  409. ks8842_clear_bits(adapter, 0, 1 << 12, REG_QRFCR);
  410. /* release the frame */
  411. ks8842_write16(adapter, 17, 0x01, REG_RXQCR);
  412. /* set high watermark to 2K */
  413. ks8842_enable_bits(adapter, 0, 1 << 12, REG_QRFCR);
  414. }
  415. void ks8842_handle_rx(struct net_device *netdev, struct ks8842_adapter *adapter)
  416. {
  417. u16 rx_data = ks8842_read16(adapter, 16, REG_RXMIR) & 0x1fff;
  418. netdev_dbg(netdev, "%s Entry - rx_data: %d\n", __func__, rx_data);
  419. while (rx_data) {
  420. ks8842_rx_frame(netdev, adapter);
  421. rx_data = ks8842_read16(adapter, 16, REG_RXMIR) & 0x1fff;
  422. }
  423. }
  424. void ks8842_handle_tx(struct net_device *netdev, struct ks8842_adapter *adapter)
  425. {
  426. u16 sr = ks8842_read16(adapter, 16, REG_TXSR);
  427. netdev_dbg(netdev, "%s - entry, sr: %x\n", __func__, sr);
  428. netdev->stats.tx_packets++;
  429. if (netif_queue_stopped(netdev))
  430. netif_wake_queue(netdev);
  431. }
  432. void ks8842_handle_rx_overrun(struct net_device *netdev,
  433. struct ks8842_adapter *adapter)
  434. {
  435. netdev_dbg(netdev, "%s: entry\n", __func__);
  436. netdev->stats.rx_errors++;
  437. netdev->stats.rx_fifo_errors++;
  438. }
  439. void ks8842_tasklet(unsigned long arg)
  440. {
  441. struct net_device *netdev = (struct net_device *)arg;
  442. struct ks8842_adapter *adapter = netdev_priv(netdev);
  443. u16 isr;
  444. unsigned long flags;
  445. u16 entry_bank;
  446. /* read current bank to be able to set it back */
  447. spin_lock_irqsave(&adapter->lock, flags);
  448. entry_bank = ioread16(adapter->hw_addr + REG_SELECT_BANK);
  449. spin_unlock_irqrestore(&adapter->lock, flags);
  450. isr = ks8842_read16(adapter, 18, REG_ISR);
  451. netdev_dbg(netdev, "%s - ISR: 0x%x\n", __func__, isr);
  452. /* Ack */
  453. ks8842_write16(adapter, 18, isr, REG_ISR);
  454. if (!netif_running(netdev))
  455. return;
  456. if (isr & IRQ_LINK_CHANGE)
  457. ks8842_update_link_status(netdev, adapter);
  458. if (isr & (IRQ_RX | IRQ_RX_ERROR))
  459. ks8842_handle_rx(netdev, adapter);
  460. if (isr & IRQ_TX)
  461. ks8842_handle_tx(netdev, adapter);
  462. if (isr & IRQ_RX_OVERRUN)
  463. ks8842_handle_rx_overrun(netdev, adapter);
  464. if (isr & IRQ_TX_STOPPED) {
  465. ks8842_disable_tx(adapter);
  466. ks8842_enable_tx(adapter);
  467. }
  468. if (isr & IRQ_RX_STOPPED) {
  469. ks8842_disable_rx(adapter);
  470. ks8842_enable_rx(adapter);
  471. }
  472. /* re-enable interrupts, put back the bank selection register */
  473. spin_lock_irqsave(&adapter->lock, flags);
  474. ks8842_write16(adapter, 18, ENABLED_IRQS, REG_IER);
  475. iowrite16(entry_bank, adapter->hw_addr + REG_SELECT_BANK);
  476. spin_unlock_irqrestore(&adapter->lock, flags);
  477. }
  478. static irqreturn_t ks8842_irq(int irq, void *devid)
  479. {
  480. struct net_device *netdev = devid;
  481. struct ks8842_adapter *adapter = netdev_priv(netdev);
  482. u16 isr;
  483. u16 entry_bank = ioread16(adapter->hw_addr + REG_SELECT_BANK);
  484. irqreturn_t ret = IRQ_NONE;
  485. isr = ks8842_read16(adapter, 18, REG_ISR);
  486. netdev_dbg(netdev, "%s - ISR: 0x%x\n", __func__, isr);
  487. if (isr) {
  488. /* disable IRQ */
  489. ks8842_write16(adapter, 18, 0x00, REG_IER);
  490. /* schedule tasklet */
  491. tasklet_schedule(&adapter->tasklet);
  492. ret = IRQ_HANDLED;
  493. }
  494. iowrite16(entry_bank, adapter->hw_addr + REG_SELECT_BANK);
  495. return ret;
  496. }
  497. /* Netdevice operations */
  498. static int ks8842_open(struct net_device *netdev)
  499. {
  500. struct ks8842_adapter *adapter = netdev_priv(netdev);
  501. int err;
  502. netdev_dbg(netdev, "%s - entry\n", __func__);
  503. /* reset the HW */
  504. ks8842_reset_hw(adapter);
  505. ks8842_write_mac_addr(adapter, netdev->dev_addr);
  506. ks8842_update_link_status(netdev, adapter);
  507. err = request_irq(adapter->irq, ks8842_irq, IRQF_SHARED, DRV_NAME,
  508. netdev);
  509. if (err) {
  510. pr_err("Failed to request IRQ: %d: %d\n", adapter->irq, err);
  511. return err;
  512. }
  513. return 0;
  514. }
  515. static int ks8842_close(struct net_device *netdev)
  516. {
  517. struct ks8842_adapter *adapter = netdev_priv(netdev);
  518. netdev_dbg(netdev, "%s - entry\n", __func__);
  519. cancel_work_sync(&adapter->timeout_work);
  520. /* free the irq */
  521. free_irq(adapter->irq, netdev);
  522. /* disable the switch */
  523. ks8842_write16(adapter, 32, 0x0, REG_SW_ID_AND_ENABLE);
  524. return 0;
  525. }
  526. static netdev_tx_t ks8842_xmit_frame(struct sk_buff *skb,
  527. struct net_device *netdev)
  528. {
  529. int ret;
  530. struct ks8842_adapter *adapter = netdev_priv(netdev);
  531. netdev_dbg(netdev, "%s: entry\n", __func__);
  532. ret = ks8842_tx_frame(skb, netdev);
  533. if (ks8842_tx_fifo_space(adapter) < netdev->mtu + 8)
  534. netif_stop_queue(netdev);
  535. return ret;
  536. }
  537. static int ks8842_set_mac(struct net_device *netdev, void *p)
  538. {
  539. struct ks8842_adapter *adapter = netdev_priv(netdev);
  540. struct sockaddr *addr = p;
  541. char *mac = (u8 *)addr->sa_data;
  542. netdev_dbg(netdev, "%s: entry\n", __func__);
  543. if (!is_valid_ether_addr(addr->sa_data))
  544. return -EADDRNOTAVAIL;
  545. memcpy(netdev->dev_addr, mac, netdev->addr_len);
  546. ks8842_write_mac_addr(adapter, mac);
  547. return 0;
  548. }
  549. static void ks8842_tx_timeout_work(struct work_struct *work)
  550. {
  551. struct ks8842_adapter *adapter =
  552. container_of(work, struct ks8842_adapter, timeout_work);
  553. struct net_device *netdev = adapter->netdev;
  554. unsigned long flags;
  555. netdev_dbg(netdev, "%s: entry\n", __func__);
  556. spin_lock_irqsave(&adapter->lock, flags);
  557. /* disable interrupts */
  558. ks8842_write16(adapter, 18, 0, REG_IER);
  559. ks8842_write16(adapter, 18, 0xFFFF, REG_ISR);
  560. netif_stop_queue(netdev);
  561. spin_unlock_irqrestore(&adapter->lock, flags);
  562. ks8842_reset_hw(adapter);
  563. ks8842_write_mac_addr(adapter, netdev->dev_addr);
  564. ks8842_update_link_status(netdev, adapter);
  565. }
  566. static void ks8842_tx_timeout(struct net_device *netdev)
  567. {
  568. struct ks8842_adapter *adapter = netdev_priv(netdev);
  569. netdev_dbg(netdev, "%s: entry\n", __func__);
  570. schedule_work(&adapter->timeout_work);
  571. }
  572. static const struct net_device_ops ks8842_netdev_ops = {
  573. .ndo_open = ks8842_open,
  574. .ndo_stop = ks8842_close,
  575. .ndo_start_xmit = ks8842_xmit_frame,
  576. .ndo_set_mac_address = ks8842_set_mac,
  577. .ndo_tx_timeout = ks8842_tx_timeout,
  578. .ndo_validate_addr = eth_validate_addr
  579. };
  580. static const struct ethtool_ops ks8842_ethtool_ops = {
  581. .get_link = ethtool_op_get_link,
  582. };
  583. static int __devinit ks8842_probe(struct platform_device *pdev)
  584. {
  585. int err = -ENOMEM;
  586. struct resource *iomem;
  587. struct net_device *netdev;
  588. struct ks8842_adapter *adapter;
  589. struct ks8842_platform_data *pdata = pdev->dev.platform_data;
  590. u16 id;
  591. unsigned i;
  592. iomem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  593. if (!request_mem_region(iomem->start, resource_size(iomem), DRV_NAME))
  594. goto err_mem_region;
  595. netdev = alloc_etherdev(sizeof(struct ks8842_adapter));
  596. if (!netdev)
  597. goto err_alloc_etherdev;
  598. SET_NETDEV_DEV(netdev, &pdev->dev);
  599. adapter = netdev_priv(netdev);
  600. adapter->netdev = netdev;
  601. INIT_WORK(&adapter->timeout_work, ks8842_tx_timeout_work);
  602. adapter->hw_addr = ioremap(iomem->start, resource_size(iomem));
  603. adapter->conf_flags = iomem->flags;
  604. if (!adapter->hw_addr)
  605. goto err_ioremap;
  606. adapter->irq = platform_get_irq(pdev, 0);
  607. if (adapter->irq < 0) {
  608. err = adapter->irq;
  609. goto err_get_irq;
  610. }
  611. tasklet_init(&adapter->tasklet, ks8842_tasklet, (unsigned long)netdev);
  612. spin_lock_init(&adapter->lock);
  613. netdev->netdev_ops = &ks8842_netdev_ops;
  614. netdev->ethtool_ops = &ks8842_ethtool_ops;
  615. /* Check if a mac address was given */
  616. i = netdev->addr_len;
  617. if (pdata) {
  618. for (i = 0; i < netdev->addr_len; i++)
  619. if (pdata->macaddr[i] != 0)
  620. break;
  621. if (i < netdev->addr_len)
  622. /* an address was passed, use it */
  623. memcpy(netdev->dev_addr, pdata->macaddr,
  624. netdev->addr_len);
  625. }
  626. if (i == netdev->addr_len) {
  627. ks8842_read_mac_addr(adapter, netdev->dev_addr);
  628. if (!is_valid_ether_addr(netdev->dev_addr))
  629. random_ether_addr(netdev->dev_addr);
  630. }
  631. id = ks8842_read16(adapter, 32, REG_SW_ID_AND_ENABLE);
  632. strcpy(netdev->name, "eth%d");
  633. err = register_netdev(netdev);
  634. if (err)
  635. goto err_register;
  636. platform_set_drvdata(pdev, netdev);
  637. pr_info("Found chip, family: 0x%x, id: 0x%x, rev: 0x%x\n",
  638. (id >> 8) & 0xff, (id >> 4) & 0xf, (id >> 1) & 0x7);
  639. return 0;
  640. err_register:
  641. err_get_irq:
  642. iounmap(adapter->hw_addr);
  643. err_ioremap:
  644. free_netdev(netdev);
  645. err_alloc_etherdev:
  646. release_mem_region(iomem->start, resource_size(iomem));
  647. err_mem_region:
  648. return err;
  649. }
  650. static int __devexit ks8842_remove(struct platform_device *pdev)
  651. {
  652. struct net_device *netdev = platform_get_drvdata(pdev);
  653. struct ks8842_adapter *adapter = netdev_priv(netdev);
  654. struct resource *iomem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  655. unregister_netdev(netdev);
  656. tasklet_kill(&adapter->tasklet);
  657. iounmap(adapter->hw_addr);
  658. free_netdev(netdev);
  659. release_mem_region(iomem->start, resource_size(iomem));
  660. platform_set_drvdata(pdev, NULL);
  661. return 0;
  662. }
  663. static struct platform_driver ks8842_platform_driver = {
  664. .driver = {
  665. .name = DRV_NAME,
  666. .owner = THIS_MODULE,
  667. },
  668. .probe = ks8842_probe,
  669. .remove = ks8842_remove,
  670. };
  671. static int __init ks8842_init(void)
  672. {
  673. return platform_driver_register(&ks8842_platform_driver);
  674. }
  675. static void __exit ks8842_exit(void)
  676. {
  677. platform_driver_unregister(&ks8842_platform_driver);
  678. }
  679. module_init(ks8842_init);
  680. module_exit(ks8842_exit);
  681. MODULE_DESCRIPTION("Timberdale KS8842 ethernet driver");
  682. MODULE_AUTHOR("Mocean Laboratories <info@mocean-labs.com>");
  683. MODULE_LICENSE("GPL v2");
  684. MODULE_ALIAS("platform:ks8842");