dma-mapping.h 9.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317
  1. #ifndef ASMARM_DMA_MAPPING_H
  2. #define ASMARM_DMA_MAPPING_H
  3. #ifdef __KERNEL__
  4. #include <linux/mm_types.h>
  5. #include <linux/scatterlist.h>
  6. #include <linux/dma-attrs.h>
  7. #include <linux/dma-debug.h>
  8. #include <asm-generic/dma-coherent.h>
  9. #include <asm/memory.h>
  10. #include <xen/xen.h>
  11. #include <asm/xen/hypervisor.h>
  12. #define DMA_ERROR_CODE (~0)
  13. extern struct dma_map_ops arm_dma_ops;
  14. extern struct dma_map_ops arm_coherent_dma_ops;
  15. static inline struct dma_map_ops *__generic_dma_ops(struct device *dev)
  16. {
  17. if (dev && dev->archdata.dma_ops)
  18. return dev->archdata.dma_ops;
  19. return &arm_dma_ops;
  20. }
  21. static inline struct dma_map_ops *get_dma_ops(struct device *dev)
  22. {
  23. if (xen_initial_domain())
  24. return xen_dma_ops;
  25. else
  26. return __generic_dma_ops(dev);
  27. }
  28. static inline void set_dma_ops(struct device *dev, struct dma_map_ops *ops)
  29. {
  30. BUG_ON(!dev);
  31. dev->archdata.dma_ops = ops;
  32. }
  33. #include <asm-generic/dma-mapping-common.h>
  34. static inline int dma_set_mask(struct device *dev, u64 mask)
  35. {
  36. return get_dma_ops(dev)->set_dma_mask(dev, mask);
  37. }
  38. #ifdef __arch_page_to_dma
  39. #error Please update to __arch_pfn_to_dma
  40. #endif
  41. /*
  42. * dma_to_pfn/pfn_to_dma/dma_to_virt/virt_to_dma are architecture private
  43. * functions used internally by the DMA-mapping API to provide DMA
  44. * addresses. They must not be used by drivers.
  45. */
  46. #ifndef __arch_pfn_to_dma
  47. static inline dma_addr_t pfn_to_dma(struct device *dev, unsigned long pfn)
  48. {
  49. return (dma_addr_t)__pfn_to_bus(pfn);
  50. }
  51. static inline unsigned long dma_to_pfn(struct device *dev, dma_addr_t addr)
  52. {
  53. return __bus_to_pfn(addr);
  54. }
  55. static inline void *dma_to_virt(struct device *dev, dma_addr_t addr)
  56. {
  57. return (void *)__bus_to_virt((unsigned long)addr);
  58. }
  59. static inline dma_addr_t virt_to_dma(struct device *dev, void *addr)
  60. {
  61. return (dma_addr_t)__virt_to_bus((unsigned long)(addr));
  62. }
  63. #else
  64. static inline dma_addr_t pfn_to_dma(struct device *dev, unsigned long pfn)
  65. {
  66. return __arch_pfn_to_dma(dev, pfn);
  67. }
  68. static inline unsigned long dma_to_pfn(struct device *dev, dma_addr_t addr)
  69. {
  70. return __arch_dma_to_pfn(dev, addr);
  71. }
  72. static inline void *dma_to_virt(struct device *dev, dma_addr_t addr)
  73. {
  74. return __arch_dma_to_virt(dev, addr);
  75. }
  76. static inline dma_addr_t virt_to_dma(struct device *dev, void *addr)
  77. {
  78. return __arch_virt_to_dma(dev, addr);
  79. }
  80. #endif
  81. static inline dma_addr_t phys_to_dma(struct device *dev, phys_addr_t paddr)
  82. {
  83. unsigned int offset = paddr & ~PAGE_MASK;
  84. return pfn_to_dma(dev, __phys_to_pfn(paddr)) + offset;
  85. }
  86. static inline phys_addr_t dma_to_phys(struct device *dev, dma_addr_t dev_addr)
  87. {
  88. unsigned int offset = dev_addr & ~PAGE_MASK;
  89. return __pfn_to_phys(dma_to_pfn(dev, dev_addr)) + offset;
  90. }
  91. static inline bool dma_capable(struct device *dev, dma_addr_t addr, size_t size)
  92. {
  93. u64 limit, mask;
  94. if (!dev->dma_mask)
  95. return 0;
  96. mask = *dev->dma_mask;
  97. limit = (mask + 1) & ~mask;
  98. if (limit && size > limit)
  99. return 0;
  100. if ((addr | (addr + size - 1)) & ~mask)
  101. return 0;
  102. return 1;
  103. }
  104. static inline void dma_mark_clean(void *addr, size_t size) { }
  105. /*
  106. * DMA errors are defined by all-bits-set in the DMA address.
  107. */
  108. static inline int dma_mapping_error(struct device *dev, dma_addr_t dma_addr)
  109. {
  110. debug_dma_mapping_error(dev, dma_addr);
  111. return dma_addr == DMA_ERROR_CODE;
  112. }
  113. /*
  114. * Dummy noncoherent implementation. We don't provide a dma_cache_sync
  115. * function so drivers using this API are highlighted with build warnings.
  116. */
  117. static inline void *dma_alloc_noncoherent(struct device *dev, size_t size,
  118. dma_addr_t *handle, gfp_t gfp)
  119. {
  120. return NULL;
  121. }
  122. static inline void dma_free_noncoherent(struct device *dev, size_t size,
  123. void *cpu_addr, dma_addr_t handle)
  124. {
  125. }
  126. extern int dma_supported(struct device *dev, u64 mask);
  127. extern int arm_dma_set_mask(struct device *dev, u64 dma_mask);
  128. /**
  129. * arm_dma_alloc - allocate consistent memory for DMA
  130. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  131. * @size: required memory size
  132. * @handle: bus-specific DMA address
  133. * @attrs: optinal attributes that specific mapping properties
  134. *
  135. * Allocate some memory for a device for performing DMA. This function
  136. * allocates pages, and will return the CPU-viewed address, and sets @handle
  137. * to be the device-viewed address.
  138. */
  139. extern void *arm_dma_alloc(struct device *dev, size_t size, dma_addr_t *handle,
  140. gfp_t gfp, struct dma_attrs *attrs);
  141. #define dma_alloc_coherent(d, s, h, f) dma_alloc_attrs(d, s, h, f, NULL)
  142. static inline void *dma_alloc_attrs(struct device *dev, size_t size,
  143. dma_addr_t *dma_handle, gfp_t flag,
  144. struct dma_attrs *attrs)
  145. {
  146. struct dma_map_ops *ops = get_dma_ops(dev);
  147. void *cpu_addr;
  148. BUG_ON(!ops);
  149. cpu_addr = ops->alloc(dev, size, dma_handle, flag, attrs);
  150. debug_dma_alloc_coherent(dev, size, *dma_handle, cpu_addr);
  151. return cpu_addr;
  152. }
  153. /**
  154. * arm_dma_free - free memory allocated by arm_dma_alloc
  155. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  156. * @size: size of memory originally requested in dma_alloc_coherent
  157. * @cpu_addr: CPU-view address returned from dma_alloc_coherent
  158. * @handle: device-view address returned from dma_alloc_coherent
  159. * @attrs: optinal attributes that specific mapping properties
  160. *
  161. * Free (and unmap) a DMA buffer previously allocated by
  162. * arm_dma_alloc().
  163. *
  164. * References to memory and mappings associated with cpu_addr/handle
  165. * during and after this call executing are illegal.
  166. */
  167. extern void arm_dma_free(struct device *dev, size_t size, void *cpu_addr,
  168. dma_addr_t handle, struct dma_attrs *attrs);
  169. #define dma_free_coherent(d, s, c, h) dma_free_attrs(d, s, c, h, NULL)
  170. static inline void dma_free_attrs(struct device *dev, size_t size,
  171. void *cpu_addr, dma_addr_t dma_handle,
  172. struct dma_attrs *attrs)
  173. {
  174. struct dma_map_ops *ops = get_dma_ops(dev);
  175. BUG_ON(!ops);
  176. debug_dma_free_coherent(dev, size, cpu_addr, dma_handle);
  177. ops->free(dev, size, cpu_addr, dma_handle, attrs);
  178. }
  179. /**
  180. * arm_dma_mmap - map a coherent DMA allocation into user space
  181. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  182. * @vma: vm_area_struct describing requested user mapping
  183. * @cpu_addr: kernel CPU-view address returned from dma_alloc_coherent
  184. * @handle: device-view address returned from dma_alloc_coherent
  185. * @size: size of memory originally requested in dma_alloc_coherent
  186. * @attrs: optinal attributes that specific mapping properties
  187. *
  188. * Map a coherent DMA buffer previously allocated by dma_alloc_coherent
  189. * into user space. The coherent DMA buffer must not be freed by the
  190. * driver until the user space mapping has been released.
  191. */
  192. extern int arm_dma_mmap(struct device *dev, struct vm_area_struct *vma,
  193. void *cpu_addr, dma_addr_t dma_addr, size_t size,
  194. struct dma_attrs *attrs);
  195. static inline void *dma_alloc_writecombine(struct device *dev, size_t size,
  196. dma_addr_t *dma_handle, gfp_t flag)
  197. {
  198. DEFINE_DMA_ATTRS(attrs);
  199. dma_set_attr(DMA_ATTR_WRITE_COMBINE, &attrs);
  200. return dma_alloc_attrs(dev, size, dma_handle, flag, &attrs);
  201. }
  202. static inline void dma_free_writecombine(struct device *dev, size_t size,
  203. void *cpu_addr, dma_addr_t dma_handle)
  204. {
  205. DEFINE_DMA_ATTRS(attrs);
  206. dma_set_attr(DMA_ATTR_WRITE_COMBINE, &attrs);
  207. return dma_free_attrs(dev, size, cpu_addr, dma_handle, &attrs);
  208. }
  209. /*
  210. * This can be called during early boot to increase the size of the atomic
  211. * coherent DMA pool above the default value of 256KiB. It must be called
  212. * before postcore_initcall.
  213. */
  214. extern void __init init_dma_coherent_pool_size(unsigned long size);
  215. /*
  216. * For SA-1111, IXP425, and ADI systems the dma-mapping functions are "magic"
  217. * and utilize bounce buffers as needed to work around limited DMA windows.
  218. *
  219. * On the SA-1111, a bug limits DMA to only certain regions of RAM.
  220. * On the IXP425, the PCI inbound window is 64MB (256MB total RAM)
  221. * On some ADI engineering systems, PCI inbound window is 32MB (12MB total RAM)
  222. *
  223. * The following are helper functions used by the dmabounce subystem
  224. *
  225. */
  226. /**
  227. * dmabounce_register_dev
  228. *
  229. * @dev: valid struct device pointer
  230. * @small_buf_size: size of buffers to use with small buffer pool
  231. * @large_buf_size: size of buffers to use with large buffer pool (can be 0)
  232. * @needs_bounce_fn: called to determine whether buffer needs bouncing
  233. *
  234. * This function should be called by low-level platform code to register
  235. * a device as requireing DMA buffer bouncing. The function will allocate
  236. * appropriate DMA pools for the device.
  237. */
  238. extern int dmabounce_register_dev(struct device *, unsigned long,
  239. unsigned long, int (*)(struct device *, dma_addr_t, size_t));
  240. /**
  241. * dmabounce_unregister_dev
  242. *
  243. * @dev: valid struct device pointer
  244. *
  245. * This function should be called by low-level platform code when device
  246. * that was previously registered with dmabounce_register_dev is removed
  247. * from the system.
  248. *
  249. */
  250. extern void dmabounce_unregister_dev(struct device *);
  251. /*
  252. * The scatter list versions of the above methods.
  253. */
  254. extern int arm_dma_map_sg(struct device *, struct scatterlist *, int,
  255. enum dma_data_direction, struct dma_attrs *attrs);
  256. extern void arm_dma_unmap_sg(struct device *, struct scatterlist *, int,
  257. enum dma_data_direction, struct dma_attrs *attrs);
  258. extern void arm_dma_sync_sg_for_cpu(struct device *, struct scatterlist *, int,
  259. enum dma_data_direction);
  260. extern void arm_dma_sync_sg_for_device(struct device *, struct scatterlist *, int,
  261. enum dma_data_direction);
  262. extern int arm_dma_get_sgtable(struct device *dev, struct sg_table *sgt,
  263. void *cpu_addr, dma_addr_t dma_addr, size_t size,
  264. struct dma_attrs *attrs);
  265. #endif /* __KERNEL__ */
  266. #endif