iwl-agn.c 115 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/mac80211.h>
  42. #include <asm/div64.h>
  43. #define DRV_NAME "iwlagn"
  44. #include "iwl-eeprom.h"
  45. #include "iwl-dev.h"
  46. #include "iwl-core.h"
  47. #include "iwl-io.h"
  48. #include "iwl-helpers.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-calib.h"
  51. /******************************************************************************
  52. *
  53. * module boiler plate
  54. *
  55. ******************************************************************************/
  56. /*
  57. * module name, copyright, version, etc.
  58. */
  59. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  60. #ifdef CONFIG_IWLWIFI_DEBUG
  61. #define VD "d"
  62. #else
  63. #define VD
  64. #endif
  65. #ifdef CONFIG_IWLAGN_SPECTRUM_MEASUREMENT
  66. #define VS "s"
  67. #else
  68. #define VS
  69. #endif
  70. #define DRV_VERSION IWLWIFI_VERSION VD VS
  71. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  72. MODULE_VERSION(DRV_VERSION);
  73. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  74. MODULE_LICENSE("GPL");
  75. MODULE_ALIAS("iwl4965");
  76. /*************** STATION TABLE MANAGEMENT ****
  77. * mac80211 should be examined to determine if sta_info is duplicating
  78. * the functionality provided here
  79. */
  80. /**************************************************************/
  81. static void iwl_set_rxon_hwcrypto(struct iwl_priv *priv, int hw_decrypt)
  82. {
  83. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  84. if (hw_decrypt)
  85. rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK;
  86. else
  87. rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK;
  88. }
  89. /**
  90. * iwl_full_rxon_required - check if full RXON (vs RXON_ASSOC) cmd is needed
  91. * @priv: staging_rxon is compared to active_rxon
  92. *
  93. * If the RXON structure is changing enough to require a new tune,
  94. * or is clearing the RXON_FILTER_ASSOC_MSK, then return 1 to indicate that
  95. * a new tune (full RXON command, rather than RXON_ASSOC cmd) is required.
  96. */
  97. static int iwl_full_rxon_required(struct iwl_priv *priv)
  98. {
  99. /* These items are only settable from the full RXON command */
  100. if (!(iwl_is_associated(priv)) ||
  101. compare_ether_addr(priv->staging_rxon.bssid_addr,
  102. priv->active_rxon.bssid_addr) ||
  103. compare_ether_addr(priv->staging_rxon.node_addr,
  104. priv->active_rxon.node_addr) ||
  105. compare_ether_addr(priv->staging_rxon.wlap_bssid_addr,
  106. priv->active_rxon.wlap_bssid_addr) ||
  107. (priv->staging_rxon.dev_type != priv->active_rxon.dev_type) ||
  108. (priv->staging_rxon.channel != priv->active_rxon.channel) ||
  109. (priv->staging_rxon.air_propagation !=
  110. priv->active_rxon.air_propagation) ||
  111. (priv->staging_rxon.ofdm_ht_single_stream_basic_rates !=
  112. priv->active_rxon.ofdm_ht_single_stream_basic_rates) ||
  113. (priv->staging_rxon.ofdm_ht_dual_stream_basic_rates !=
  114. priv->active_rxon.ofdm_ht_dual_stream_basic_rates) ||
  115. (priv->staging_rxon.assoc_id != priv->active_rxon.assoc_id))
  116. return 1;
  117. /* flags, filter_flags, ofdm_basic_rates, and cck_basic_rates can
  118. * be updated with the RXON_ASSOC command -- however only some
  119. * flag transitions are allowed using RXON_ASSOC */
  120. /* Check if we are not switching bands */
  121. if ((priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) !=
  122. (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK))
  123. return 1;
  124. /* Check if we are switching association toggle */
  125. if ((priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) !=
  126. (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK))
  127. return 1;
  128. return 0;
  129. }
  130. /**
  131. * iwl_commit_rxon - commit staging_rxon to hardware
  132. *
  133. * The RXON command in staging_rxon is committed to the hardware and
  134. * the active_rxon structure is updated with the new data. This
  135. * function correctly transitions out of the RXON_ASSOC_MSK state if
  136. * a HW tune is required based on the RXON structure changes.
  137. */
  138. static int iwl_commit_rxon(struct iwl_priv *priv)
  139. {
  140. /* cast away the const for active_rxon in this function */
  141. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  142. int ret;
  143. bool new_assoc =
  144. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  145. if (!iwl_is_alive(priv))
  146. return -EBUSY;
  147. /* always get timestamp with Rx frame */
  148. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  149. /* allow CTS-to-self if possible. this is relevant only for
  150. * 5000, but will not damage 4965 */
  151. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  152. ret = iwl_agn_check_rxon_cmd(priv);
  153. if (ret) {
  154. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  155. return -EINVAL;
  156. }
  157. /* If we don't need to send a full RXON, we can use
  158. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  159. * and other flags for the current radio configuration. */
  160. if (!iwl_full_rxon_required(priv)) {
  161. ret = iwl_send_rxon_assoc(priv);
  162. if (ret) {
  163. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  164. return ret;
  165. }
  166. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  167. return 0;
  168. }
  169. /* station table will be cleared */
  170. priv->assoc_station_added = 0;
  171. /* If we are currently associated and the new config requires
  172. * an RXON_ASSOC and the new config wants the associated mask enabled,
  173. * we must clear the associated from the active configuration
  174. * before we apply the new config */
  175. if (iwl_is_associated(priv) && new_assoc) {
  176. IWL_DEBUG_INFO("Toggling associated bit on current RXON\n");
  177. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  178. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  179. sizeof(struct iwl_rxon_cmd),
  180. &priv->active_rxon);
  181. /* If the mask clearing failed then we set
  182. * active_rxon back to what it was previously */
  183. if (ret) {
  184. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  185. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  186. return ret;
  187. }
  188. }
  189. IWL_DEBUG_INFO("Sending RXON\n"
  190. "* with%s RXON_FILTER_ASSOC_MSK\n"
  191. "* channel = %d\n"
  192. "* bssid = %pM\n",
  193. (new_assoc ? "" : "out"),
  194. le16_to_cpu(priv->staging_rxon.channel),
  195. priv->staging_rxon.bssid_addr);
  196. iwl_set_rxon_hwcrypto(priv, !priv->hw_params.sw_crypto);
  197. /* Apply the new configuration
  198. * RXON unassoc clears the station table in uCode, send it before
  199. * we add the bcast station. If assoc bit is set, we will send RXON
  200. * after having added the bcast and bssid station.
  201. */
  202. if (!new_assoc) {
  203. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  204. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  205. if (ret) {
  206. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  207. return ret;
  208. }
  209. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  210. }
  211. iwl_clear_stations_table(priv);
  212. if (!priv->error_recovering)
  213. priv->start_calib = 0;
  214. /* Add the broadcast address so we can send broadcast frames */
  215. if (iwl_rxon_add_station(priv, iwl_bcast_addr, 0) ==
  216. IWL_INVALID_STATION) {
  217. IWL_ERR(priv, "Error adding BROADCAST address for transmit.\n");
  218. return -EIO;
  219. }
  220. /* If we have set the ASSOC_MSK and we are in BSS mode then
  221. * add the IWL_AP_ID to the station rate table */
  222. if (new_assoc) {
  223. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  224. ret = iwl_rxon_add_station(priv,
  225. priv->active_rxon.bssid_addr, 1);
  226. if (ret == IWL_INVALID_STATION) {
  227. IWL_ERR(priv,
  228. "Error adding AP address for TX.\n");
  229. return -EIO;
  230. }
  231. priv->assoc_station_added = 1;
  232. if (priv->default_wep_key &&
  233. iwl_send_static_wepkey_cmd(priv, 0))
  234. IWL_ERR(priv,
  235. "Could not send WEP static key.\n");
  236. }
  237. /* Apply the new configuration
  238. * RXON assoc doesn't clear the station table in uCode,
  239. */
  240. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  241. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  242. if (ret) {
  243. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  244. return ret;
  245. }
  246. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  247. }
  248. iwl_init_sensitivity(priv);
  249. /* If we issue a new RXON command which required a tune then we must
  250. * send a new TXPOWER command or we won't be able to Tx any frames */
  251. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  252. if (ret) {
  253. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  254. return ret;
  255. }
  256. return 0;
  257. }
  258. void iwl_update_chain_flags(struct iwl_priv *priv)
  259. {
  260. iwl_set_rxon_chain(priv);
  261. iwl_commit_rxon(priv);
  262. }
  263. static int iwl_send_bt_config(struct iwl_priv *priv)
  264. {
  265. struct iwl_bt_cmd bt_cmd = {
  266. .flags = 3,
  267. .lead_time = 0xAA,
  268. .max_kill = 1,
  269. .kill_ack_mask = 0,
  270. .kill_cts_mask = 0,
  271. };
  272. return iwl_send_cmd_pdu(priv, REPLY_BT_CONFIG,
  273. sizeof(struct iwl_bt_cmd), &bt_cmd);
  274. }
  275. static void iwl_clear_free_frames(struct iwl_priv *priv)
  276. {
  277. struct list_head *element;
  278. IWL_DEBUG_INFO("%d frames on pre-allocated heap on clear.\n",
  279. priv->frames_count);
  280. while (!list_empty(&priv->free_frames)) {
  281. element = priv->free_frames.next;
  282. list_del(element);
  283. kfree(list_entry(element, struct iwl_frame, list));
  284. priv->frames_count--;
  285. }
  286. if (priv->frames_count) {
  287. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  288. priv->frames_count);
  289. priv->frames_count = 0;
  290. }
  291. }
  292. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  293. {
  294. struct iwl_frame *frame;
  295. struct list_head *element;
  296. if (list_empty(&priv->free_frames)) {
  297. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  298. if (!frame) {
  299. IWL_ERR(priv, "Could not allocate frame!\n");
  300. return NULL;
  301. }
  302. priv->frames_count++;
  303. return frame;
  304. }
  305. element = priv->free_frames.next;
  306. list_del(element);
  307. return list_entry(element, struct iwl_frame, list);
  308. }
  309. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  310. {
  311. memset(frame, 0, sizeof(*frame));
  312. list_add(&frame->list, &priv->free_frames);
  313. }
  314. static unsigned int iwl_fill_beacon_frame(struct iwl_priv *priv,
  315. struct ieee80211_hdr *hdr,
  316. int left)
  317. {
  318. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  319. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  320. (priv->iw_mode != NL80211_IFTYPE_AP)))
  321. return 0;
  322. if (priv->ibss_beacon->len > left)
  323. return 0;
  324. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  325. return priv->ibss_beacon->len;
  326. }
  327. static u8 iwl_rate_get_lowest_plcp(struct iwl_priv *priv)
  328. {
  329. int i;
  330. int rate_mask;
  331. /* Set rate mask*/
  332. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)
  333. rate_mask = priv->active_rate_basic & IWL_CCK_RATES_MASK;
  334. else
  335. rate_mask = priv->active_rate_basic & IWL_OFDM_RATES_MASK;
  336. /* Find lowest valid rate */
  337. for (i = IWL_RATE_1M_INDEX; i != IWL_RATE_INVALID;
  338. i = iwl_rates[i].next_ieee) {
  339. if (rate_mask & (1 << i))
  340. return iwl_rates[i].plcp;
  341. }
  342. /* No valid rate was found. Assign the lowest one */
  343. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)
  344. return IWL_RATE_1M_PLCP;
  345. else
  346. return IWL_RATE_6M_PLCP;
  347. }
  348. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  349. struct iwl_frame *frame, u8 rate)
  350. {
  351. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  352. unsigned int frame_size;
  353. tx_beacon_cmd = &frame->u.beacon;
  354. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  355. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  356. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  357. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  358. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  359. BUG_ON(frame_size > MAX_MPDU_SIZE);
  360. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  361. if ((rate == IWL_RATE_1M_PLCP) || (rate >= IWL_RATE_2M_PLCP))
  362. tx_beacon_cmd->tx.rate_n_flags =
  363. iwl_hw_set_rate_n_flags(rate, RATE_MCS_CCK_MSK);
  364. else
  365. tx_beacon_cmd->tx.rate_n_flags =
  366. iwl_hw_set_rate_n_flags(rate, 0);
  367. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  368. TX_CMD_FLG_TSF_MSK |
  369. TX_CMD_FLG_STA_RATE_MSK;
  370. return sizeof(*tx_beacon_cmd) + frame_size;
  371. }
  372. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  373. {
  374. struct iwl_frame *frame;
  375. unsigned int frame_size;
  376. int rc;
  377. u8 rate;
  378. frame = iwl_get_free_frame(priv);
  379. if (!frame) {
  380. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  381. "command.\n");
  382. return -ENOMEM;
  383. }
  384. rate = iwl_rate_get_lowest_plcp(priv);
  385. frame_size = iwl_hw_get_beacon_cmd(priv, frame, rate);
  386. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  387. &frame->u.cmd[0]);
  388. iwl_free_frame(priv, frame);
  389. return rc;
  390. }
  391. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  392. {
  393. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  394. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  395. if (sizeof(dma_addr_t) > sizeof(u32))
  396. addr |=
  397. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  398. return addr;
  399. }
  400. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  401. {
  402. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  403. return le16_to_cpu(tb->hi_n_len) >> 4;
  404. }
  405. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  406. dma_addr_t addr, u16 len)
  407. {
  408. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  409. u16 hi_n_len = len << 4;
  410. put_unaligned_le32(addr, &tb->lo);
  411. if (sizeof(dma_addr_t) > sizeof(u32))
  412. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  413. tb->hi_n_len = cpu_to_le16(hi_n_len);
  414. tfd->num_tbs = idx + 1;
  415. }
  416. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  417. {
  418. return tfd->num_tbs & 0x1f;
  419. }
  420. /**
  421. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  422. * @priv - driver private data
  423. * @txq - tx queue
  424. *
  425. * Does NOT advance any TFD circular buffer read/write indexes
  426. * Does NOT free the TFD itself (which is within circular buffer)
  427. */
  428. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  429. {
  430. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)&txq->tfds[0];
  431. struct iwl_tfd *tfd;
  432. struct pci_dev *dev = priv->pci_dev;
  433. int index = txq->q.read_ptr;
  434. int i;
  435. int num_tbs;
  436. tfd = &tfd_tmp[index];
  437. /* Sanity check on number of chunks */
  438. num_tbs = iwl_tfd_get_num_tbs(tfd);
  439. if (num_tbs >= IWL_NUM_OF_TBS) {
  440. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  441. /* @todo issue fatal error, it is quite serious situation */
  442. return;
  443. }
  444. /* Unmap tx_cmd */
  445. if (num_tbs)
  446. pci_unmap_single(dev,
  447. pci_unmap_addr(&txq->cmd[index]->meta, mapping),
  448. pci_unmap_len(&txq->cmd[index]->meta, len),
  449. PCI_DMA_TODEVICE);
  450. /* Unmap chunks, if any. */
  451. for (i = 1; i < num_tbs; i++) {
  452. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  453. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  454. if (txq->txb) {
  455. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  456. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  457. }
  458. }
  459. }
  460. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  461. struct iwl_tx_queue *txq,
  462. dma_addr_t addr, u16 len,
  463. u8 reset, u8 pad)
  464. {
  465. struct iwl_queue *q;
  466. struct iwl_tfd *tfd;
  467. u32 num_tbs;
  468. q = &txq->q;
  469. tfd = &txq->tfds[q->write_ptr];
  470. if (reset)
  471. memset(tfd, 0, sizeof(*tfd));
  472. num_tbs = iwl_tfd_get_num_tbs(tfd);
  473. /* Each TFD can point to a maximum 20 Tx buffers */
  474. if (num_tbs >= IWL_NUM_OF_TBS) {
  475. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  476. IWL_NUM_OF_TBS);
  477. return -EINVAL;
  478. }
  479. BUG_ON(addr & ~DMA_BIT_MASK(36));
  480. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  481. IWL_ERR(priv, "Unaligned address = %llx\n",
  482. (unsigned long long)addr);
  483. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  484. return 0;
  485. }
  486. /******************************************************************************
  487. *
  488. * Misc. internal state and helper functions
  489. *
  490. ******************************************************************************/
  491. static void iwl_ht_conf(struct iwl_priv *priv,
  492. struct ieee80211_bss_conf *bss_conf)
  493. {
  494. struct ieee80211_sta_ht_cap *ht_conf;
  495. struct iwl_ht_info *iwl_conf = &priv->current_ht_config;
  496. struct ieee80211_sta *sta;
  497. IWL_DEBUG_MAC80211("enter: \n");
  498. if (!iwl_conf->is_ht)
  499. return;
  500. /*
  501. * It is totally wrong to base global information on something
  502. * that is valid only when associated, alas, this driver works
  503. * that way and I don't know how to fix it.
  504. */
  505. rcu_read_lock();
  506. sta = ieee80211_find_sta(priv->hw, priv->bssid);
  507. if (!sta) {
  508. rcu_read_unlock();
  509. return;
  510. }
  511. ht_conf = &sta->ht_cap;
  512. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_20)
  513. iwl_conf->sgf |= HT_SHORT_GI_20MHZ;
  514. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_40)
  515. iwl_conf->sgf |= HT_SHORT_GI_40MHZ;
  516. iwl_conf->is_green_field = !!(ht_conf->cap & IEEE80211_HT_CAP_GRN_FLD);
  517. iwl_conf->max_amsdu_size =
  518. !!(ht_conf->cap & IEEE80211_HT_CAP_MAX_AMSDU);
  519. iwl_conf->supported_chan_width =
  520. !!(ht_conf->cap & IEEE80211_HT_CAP_SUP_WIDTH_20_40);
  521. /*
  522. * XXX: The HT configuration needs to be moved into iwl_mac_config()
  523. * to be done there correctly.
  524. */
  525. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_NONE;
  526. if (conf_is_ht40_minus(&priv->hw->conf))
  527. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_BELOW;
  528. else if (conf_is_ht40_plus(&priv->hw->conf))
  529. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
  530. /* If no above or below channel supplied disable FAT channel */
  531. if (iwl_conf->extension_chan_offset != IEEE80211_HT_PARAM_CHA_SEC_ABOVE &&
  532. iwl_conf->extension_chan_offset != IEEE80211_HT_PARAM_CHA_SEC_BELOW)
  533. iwl_conf->supported_chan_width = 0;
  534. iwl_conf->sm_ps = (u8)((ht_conf->cap & IEEE80211_HT_CAP_SM_PS) >> 2);
  535. memcpy(&iwl_conf->mcs, &ht_conf->mcs, 16);
  536. iwl_conf->tx_chan_width = iwl_conf->supported_chan_width != 0;
  537. iwl_conf->ht_protection =
  538. bss_conf->ht.operation_mode & IEEE80211_HT_OP_MODE_PROTECTION;
  539. iwl_conf->non_GF_STA_present =
  540. !!(bss_conf->ht.operation_mode & IEEE80211_HT_OP_MODE_NON_GF_STA_PRSNT);
  541. rcu_read_unlock();
  542. IWL_DEBUG_MAC80211("leave\n");
  543. }
  544. /*
  545. * QoS support
  546. */
  547. static void iwl_activate_qos(struct iwl_priv *priv, u8 force)
  548. {
  549. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  550. return;
  551. priv->qos_data.def_qos_parm.qos_flags = 0;
  552. if (priv->qos_data.qos_cap.q_AP.queue_request &&
  553. !priv->qos_data.qos_cap.q_AP.txop_request)
  554. priv->qos_data.def_qos_parm.qos_flags |=
  555. QOS_PARAM_FLG_TXOP_TYPE_MSK;
  556. if (priv->qos_data.qos_active)
  557. priv->qos_data.def_qos_parm.qos_flags |=
  558. QOS_PARAM_FLG_UPDATE_EDCA_MSK;
  559. if (priv->current_ht_config.is_ht)
  560. priv->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK;
  561. if (force || iwl_is_associated(priv)) {
  562. IWL_DEBUG_QOS("send QoS cmd with Qos active=%d FLAGS=0x%X\n",
  563. priv->qos_data.qos_active,
  564. priv->qos_data.def_qos_parm.qos_flags);
  565. iwl_send_cmd_pdu_async(priv, REPLY_QOS_PARAM,
  566. sizeof(struct iwl_qosparam_cmd),
  567. &priv->qos_data.def_qos_parm, NULL);
  568. }
  569. }
  570. #define MAX_UCODE_BEACON_INTERVAL 4096
  571. static u16 iwl_adjust_beacon_interval(u16 beacon_val)
  572. {
  573. u16 new_val = 0;
  574. u16 beacon_factor = 0;
  575. beacon_factor = (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  576. / MAX_UCODE_BEACON_INTERVAL;
  577. new_val = beacon_val / beacon_factor;
  578. return new_val;
  579. }
  580. static void iwl_setup_rxon_timing(struct iwl_priv *priv)
  581. {
  582. u64 tsf;
  583. s32 interval_tm, rem;
  584. unsigned long flags;
  585. struct ieee80211_conf *conf = NULL;
  586. u16 beacon_int = 0;
  587. conf = ieee80211_get_hw_conf(priv->hw);
  588. spin_lock_irqsave(&priv->lock, flags);
  589. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  590. priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
  591. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  592. beacon_int = iwl_adjust_beacon_interval(priv->beacon_int);
  593. priv->rxon_timing.atim_window = 0;
  594. } else {
  595. beacon_int = iwl_adjust_beacon_interval(conf->beacon_int);
  596. /* TODO: we need to get atim_window from upper stack
  597. * for now we set to 0 */
  598. priv->rxon_timing.atim_window = 0;
  599. }
  600. priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
  601. tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
  602. interval_tm = beacon_int * 1024;
  603. rem = do_div(tsf, interval_tm);
  604. priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
  605. spin_unlock_irqrestore(&priv->lock, flags);
  606. IWL_DEBUG_ASSOC("beacon interval %d beacon timer %d beacon tim %d\n",
  607. le16_to_cpu(priv->rxon_timing.beacon_interval),
  608. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  609. le16_to_cpu(priv->rxon_timing.atim_window));
  610. }
  611. static void iwl_set_flags_for_band(struct iwl_priv *priv,
  612. enum ieee80211_band band)
  613. {
  614. if (band == IEEE80211_BAND_5GHZ) {
  615. priv->staging_rxon.flags &=
  616. ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK
  617. | RXON_FLG_CCK_MSK);
  618. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  619. } else {
  620. /* Copied from iwl_post_associate() */
  621. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  622. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  623. else
  624. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  625. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  626. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  627. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  628. priv->staging_rxon.flags |= RXON_FLG_AUTO_DETECT_MSK;
  629. priv->staging_rxon.flags &= ~RXON_FLG_CCK_MSK;
  630. }
  631. }
  632. /*
  633. * initialize rxon structure with default values from eeprom
  634. */
  635. static void iwl_connection_init_rx_config(struct iwl_priv *priv, int mode)
  636. {
  637. const struct iwl_channel_info *ch_info;
  638. memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
  639. switch (mode) {
  640. case NL80211_IFTYPE_AP:
  641. priv->staging_rxon.dev_type = RXON_DEV_TYPE_AP;
  642. break;
  643. case NL80211_IFTYPE_STATION:
  644. priv->staging_rxon.dev_type = RXON_DEV_TYPE_ESS;
  645. priv->staging_rxon.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK;
  646. break;
  647. case NL80211_IFTYPE_ADHOC:
  648. priv->staging_rxon.dev_type = RXON_DEV_TYPE_IBSS;
  649. priv->staging_rxon.flags = RXON_FLG_SHORT_PREAMBLE_MSK;
  650. priv->staging_rxon.filter_flags = RXON_FILTER_BCON_AWARE_MSK |
  651. RXON_FILTER_ACCEPT_GRP_MSK;
  652. break;
  653. case NL80211_IFTYPE_MONITOR:
  654. priv->staging_rxon.dev_type = RXON_DEV_TYPE_SNIFFER;
  655. priv->staging_rxon.filter_flags = RXON_FILTER_PROMISC_MSK |
  656. RXON_FILTER_CTL2HOST_MSK | RXON_FILTER_ACCEPT_GRP_MSK;
  657. break;
  658. default:
  659. IWL_ERR(priv, "Unsupported interface type %d\n", mode);
  660. break;
  661. }
  662. #if 0
  663. /* TODO: Figure out when short_preamble would be set and cache from
  664. * that */
  665. if (!hw_to_local(priv->hw)->short_preamble)
  666. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  667. else
  668. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  669. #endif
  670. ch_info = iwl_get_channel_info(priv, priv->band,
  671. le16_to_cpu(priv->active_rxon.channel));
  672. if (!ch_info)
  673. ch_info = &priv->channel_info[0];
  674. /*
  675. * in some case A channels are all non IBSS
  676. * in this case force B/G channel
  677. */
  678. if ((priv->iw_mode == NL80211_IFTYPE_ADHOC) &&
  679. !(is_channel_ibss(ch_info)))
  680. ch_info = &priv->channel_info[0];
  681. priv->staging_rxon.channel = cpu_to_le16(ch_info->channel);
  682. priv->band = ch_info->band;
  683. iwl_set_flags_for_band(priv, priv->band);
  684. priv->staging_rxon.ofdm_basic_rates =
  685. (IWL_OFDM_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  686. priv->staging_rxon.cck_basic_rates =
  687. (IWL_CCK_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  688. priv->staging_rxon.flags &= ~(RXON_FLG_CHANNEL_MODE_MIXED_MSK |
  689. RXON_FLG_CHANNEL_MODE_PURE_40_MSK);
  690. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  691. memcpy(priv->staging_rxon.wlap_bssid_addr, priv->mac_addr, ETH_ALEN);
  692. priv->staging_rxon.ofdm_ht_single_stream_basic_rates = 0xff;
  693. priv->staging_rxon.ofdm_ht_dual_stream_basic_rates = 0xff;
  694. iwl_set_rxon_chain(priv);
  695. }
  696. static int iwl_set_mode(struct iwl_priv *priv, int mode)
  697. {
  698. iwl_connection_init_rx_config(priv, mode);
  699. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  700. iwl_clear_stations_table(priv);
  701. /* dont commit rxon if rf-kill is on*/
  702. if (!iwl_is_ready_rf(priv))
  703. return -EAGAIN;
  704. cancel_delayed_work(&priv->scan_check);
  705. if (iwl_scan_cancel_timeout(priv, 100)) {
  706. IWL_WARN(priv, "Aborted scan still in progress after 100ms\n");
  707. IWL_DEBUG_MAC80211("leaving - scan abort failed.\n");
  708. return -EAGAIN;
  709. }
  710. iwl_commit_rxon(priv);
  711. return 0;
  712. }
  713. static void iwl_set_rate(struct iwl_priv *priv)
  714. {
  715. const struct ieee80211_supported_band *hw = NULL;
  716. struct ieee80211_rate *rate;
  717. int i;
  718. hw = iwl_get_hw_mode(priv, priv->band);
  719. if (!hw) {
  720. IWL_ERR(priv, "Failed to set rate: unable to get hw mode\n");
  721. return;
  722. }
  723. priv->active_rate = 0;
  724. priv->active_rate_basic = 0;
  725. for (i = 0; i < hw->n_bitrates; i++) {
  726. rate = &(hw->bitrates[i]);
  727. if (rate->hw_value < IWL_RATE_COUNT)
  728. priv->active_rate |= (1 << rate->hw_value);
  729. }
  730. IWL_DEBUG_RATE("Set active_rate = %0x, active_rate_basic = %0x\n",
  731. priv->active_rate, priv->active_rate_basic);
  732. /*
  733. * If a basic rate is configured, then use it (adding IWL_RATE_1M_MASK)
  734. * otherwise set it to the default of all CCK rates and 6, 12, 24 for
  735. * OFDM
  736. */
  737. if (priv->active_rate_basic & IWL_CCK_BASIC_RATES_MASK)
  738. priv->staging_rxon.cck_basic_rates =
  739. ((priv->active_rate_basic &
  740. IWL_CCK_RATES_MASK) >> IWL_FIRST_CCK_RATE) & 0xF;
  741. else
  742. priv->staging_rxon.cck_basic_rates =
  743. (IWL_CCK_BASIC_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  744. if (priv->active_rate_basic & IWL_OFDM_BASIC_RATES_MASK)
  745. priv->staging_rxon.ofdm_basic_rates =
  746. ((priv->active_rate_basic &
  747. (IWL_OFDM_BASIC_RATES_MASK | IWL_RATE_6M_MASK)) >>
  748. IWL_FIRST_OFDM_RATE) & 0xFF;
  749. else
  750. priv->staging_rxon.ofdm_basic_rates =
  751. (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  752. }
  753. /******************************************************************************
  754. *
  755. * Generic RX handler implementations
  756. *
  757. ******************************************************************************/
  758. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  759. struct iwl_rx_mem_buffer *rxb)
  760. {
  761. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  762. struct iwl_alive_resp *palive;
  763. struct delayed_work *pwork;
  764. palive = &pkt->u.alive_frame;
  765. IWL_DEBUG_INFO("Alive ucode status 0x%08X revision "
  766. "0x%01X 0x%01X\n",
  767. palive->is_valid, palive->ver_type,
  768. palive->ver_subtype);
  769. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  770. IWL_DEBUG_INFO("Initialization Alive received.\n");
  771. memcpy(&priv->card_alive_init,
  772. &pkt->u.alive_frame,
  773. sizeof(struct iwl_init_alive_resp));
  774. pwork = &priv->init_alive_start;
  775. } else {
  776. IWL_DEBUG_INFO("Runtime Alive received.\n");
  777. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  778. sizeof(struct iwl_alive_resp));
  779. pwork = &priv->alive_start;
  780. }
  781. /* We delay the ALIVE response by 5ms to
  782. * give the HW RF Kill time to activate... */
  783. if (palive->is_valid == UCODE_VALID_OK)
  784. queue_delayed_work(priv->workqueue, pwork,
  785. msecs_to_jiffies(5));
  786. else
  787. IWL_WARN(priv, "uCode did not respond OK.\n");
  788. }
  789. static void iwl_rx_reply_error(struct iwl_priv *priv,
  790. struct iwl_rx_mem_buffer *rxb)
  791. {
  792. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  793. IWL_ERR(priv, "Error Reply type 0x%08X cmd %s (0x%02X) "
  794. "seq 0x%04X ser 0x%08X\n",
  795. le32_to_cpu(pkt->u.err_resp.error_type),
  796. get_cmd_string(pkt->u.err_resp.cmd_id),
  797. pkt->u.err_resp.cmd_id,
  798. le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
  799. le32_to_cpu(pkt->u.err_resp.error_info));
  800. }
  801. #define TX_STATUS_ENTRY(x) case TX_STATUS_FAIL_ ## x: return #x
  802. static void iwl_rx_csa(struct iwl_priv *priv, struct iwl_rx_mem_buffer *rxb)
  803. {
  804. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  805. struct iwl_rxon_cmd *rxon = (void *)&priv->active_rxon;
  806. struct iwl_csa_notification *csa = &(pkt->u.csa_notif);
  807. IWL_DEBUG_11H("CSA notif: channel %d, status %d\n",
  808. le16_to_cpu(csa->channel), le32_to_cpu(csa->status));
  809. rxon->channel = csa->channel;
  810. priv->staging_rxon.channel = csa->channel;
  811. }
  812. static void iwl_rx_pm_sleep_notif(struct iwl_priv *priv,
  813. struct iwl_rx_mem_buffer *rxb)
  814. {
  815. #ifdef CONFIG_IWLWIFI_DEBUG
  816. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  817. struct iwl_sleep_notification *sleep = &(pkt->u.sleep_notif);
  818. IWL_DEBUG_RX("sleep mode: %d, src: %d\n",
  819. sleep->pm_sleep_mode, sleep->pm_wakeup_src);
  820. #endif
  821. }
  822. static void iwl_rx_pm_debug_statistics_notif(struct iwl_priv *priv,
  823. struct iwl_rx_mem_buffer *rxb)
  824. {
  825. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  826. IWL_DEBUG_RADIO("Dumping %d bytes of unhandled "
  827. "notification for %s:\n",
  828. le32_to_cpu(pkt->len), get_cmd_string(pkt->hdr.cmd));
  829. iwl_print_hex_dump(priv, IWL_DL_RADIO, pkt->u.raw, le32_to_cpu(pkt->len));
  830. }
  831. static void iwl_bg_beacon_update(struct work_struct *work)
  832. {
  833. struct iwl_priv *priv =
  834. container_of(work, struct iwl_priv, beacon_update);
  835. struct sk_buff *beacon;
  836. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  837. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  838. if (!beacon) {
  839. IWL_ERR(priv, "update beacon failed\n");
  840. return;
  841. }
  842. mutex_lock(&priv->mutex);
  843. /* new beacon skb is allocated every time; dispose previous.*/
  844. if (priv->ibss_beacon)
  845. dev_kfree_skb(priv->ibss_beacon);
  846. priv->ibss_beacon = beacon;
  847. mutex_unlock(&priv->mutex);
  848. iwl_send_beacon_cmd(priv);
  849. }
  850. /**
  851. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  852. *
  853. * This callback is provided in order to send a statistics request.
  854. *
  855. * This timer function is continually reset to execute within
  856. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  857. * was received. We need to ensure we receive the statistics in order
  858. * to update the temperature used for calibrating the TXPOWER.
  859. */
  860. static void iwl_bg_statistics_periodic(unsigned long data)
  861. {
  862. struct iwl_priv *priv = (struct iwl_priv *)data;
  863. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  864. return;
  865. /* dont send host command if rf-kill is on */
  866. if (!iwl_is_ready_rf(priv))
  867. return;
  868. iwl_send_statistics_request(priv, CMD_ASYNC);
  869. }
  870. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  871. struct iwl_rx_mem_buffer *rxb)
  872. {
  873. #ifdef CONFIG_IWLWIFI_DEBUG
  874. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  875. struct iwl4965_beacon_notif *beacon =
  876. (struct iwl4965_beacon_notif *)pkt->u.raw;
  877. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  878. IWL_DEBUG_RX("beacon status %x retries %d iss %d "
  879. "tsf %d %d rate %d\n",
  880. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  881. beacon->beacon_notify_hdr.failure_frame,
  882. le32_to_cpu(beacon->ibss_mgr_status),
  883. le32_to_cpu(beacon->high_tsf),
  884. le32_to_cpu(beacon->low_tsf), rate);
  885. #endif
  886. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  887. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  888. queue_work(priv->workqueue, &priv->beacon_update);
  889. }
  890. /* Handle notification from uCode that card's power state is changing
  891. * due to software, hardware, or critical temperature RFKILL */
  892. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  893. struct iwl_rx_mem_buffer *rxb)
  894. {
  895. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  896. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  897. unsigned long status = priv->status;
  898. IWL_DEBUG_RF_KILL("Card state received: HW:%s SW:%s\n",
  899. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  900. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  901. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  902. RF_CARD_DISABLED)) {
  903. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  904. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  905. if (!iwl_grab_nic_access(priv)) {
  906. iwl_write_direct32(
  907. priv, HBUS_TARG_MBX_C,
  908. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  909. iwl_release_nic_access(priv);
  910. }
  911. if (!(flags & RXON_CARD_DISABLED)) {
  912. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  913. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  914. if (!iwl_grab_nic_access(priv)) {
  915. iwl_write_direct32(
  916. priv, HBUS_TARG_MBX_C,
  917. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  918. iwl_release_nic_access(priv);
  919. }
  920. }
  921. if (flags & RF_CARD_DISABLED) {
  922. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  923. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  924. iwl_read32(priv, CSR_UCODE_DRV_GP1);
  925. if (!iwl_grab_nic_access(priv))
  926. iwl_release_nic_access(priv);
  927. }
  928. }
  929. if (flags & HW_CARD_DISABLED)
  930. set_bit(STATUS_RF_KILL_HW, &priv->status);
  931. else
  932. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  933. if (flags & SW_CARD_DISABLED)
  934. set_bit(STATUS_RF_KILL_SW, &priv->status);
  935. else
  936. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  937. if (!(flags & RXON_CARD_DISABLED))
  938. iwl_scan_cancel(priv);
  939. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  940. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  941. (test_bit(STATUS_RF_KILL_SW, &status) !=
  942. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  943. queue_work(priv->workqueue, &priv->rf_kill);
  944. else
  945. wake_up_interruptible(&priv->wait_command_queue);
  946. }
  947. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  948. {
  949. int ret;
  950. unsigned long flags;
  951. spin_lock_irqsave(&priv->lock, flags);
  952. ret = iwl_grab_nic_access(priv);
  953. if (ret)
  954. goto err;
  955. if (src == IWL_PWR_SRC_VAUX) {
  956. u32 val;
  957. ret = pci_read_config_dword(priv->pci_dev, PCI_CFG_POWER_SOURCE,
  958. &val);
  959. if (val & PCI_CFG_PMC_PME_FROM_D3COLD_SUPPORT)
  960. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  961. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  962. ~APMG_PS_CTRL_MSK_PWR_SRC);
  963. } else {
  964. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  965. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  966. ~APMG_PS_CTRL_MSK_PWR_SRC);
  967. }
  968. iwl_release_nic_access(priv);
  969. err:
  970. spin_unlock_irqrestore(&priv->lock, flags);
  971. return ret;
  972. }
  973. /**
  974. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  975. *
  976. * Setup the RX handlers for each of the reply types sent from the uCode
  977. * to the host.
  978. *
  979. * This function chains into the hardware specific files for them to setup
  980. * any hardware specific handlers as well.
  981. */
  982. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  983. {
  984. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  985. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  986. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  987. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  988. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  989. iwl_rx_pm_debug_statistics_notif;
  990. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  991. /*
  992. * The same handler is used for both the REPLY to a discrete
  993. * statistics request from the host as well as for the periodic
  994. * statistics notifications (after received beacons) from the uCode.
  995. */
  996. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_rx_statistics;
  997. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  998. iwl_setup_spectrum_handlers(priv);
  999. iwl_setup_rx_scan_handlers(priv);
  1000. /* status change handler */
  1001. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  1002. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  1003. iwl_rx_missed_beacon_notif;
  1004. /* Rx handlers */
  1005. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl_rx_reply_rx_phy;
  1006. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl_rx_reply_rx;
  1007. /* block ack */
  1008. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl_rx_reply_compressed_ba;
  1009. /* Set up hardware specific Rx handlers */
  1010. priv->cfg->ops->lib->rx_handler_setup(priv);
  1011. }
  1012. /**
  1013. * iwl_rx_handle - Main entry function for receiving responses from uCode
  1014. *
  1015. * Uses the priv->rx_handlers callback function array to invoke
  1016. * the appropriate handlers, including command responses,
  1017. * frame-received notifications, and other notifications.
  1018. */
  1019. void iwl_rx_handle(struct iwl_priv *priv)
  1020. {
  1021. struct iwl_rx_mem_buffer *rxb;
  1022. struct iwl_rx_packet *pkt;
  1023. struct iwl_rx_queue *rxq = &priv->rxq;
  1024. u32 r, i;
  1025. int reclaim;
  1026. unsigned long flags;
  1027. u8 fill_rx = 0;
  1028. u32 count = 8;
  1029. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1030. * buffer that the driver may process (last buffer filled by ucode). */
  1031. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1032. i = rxq->read;
  1033. /* Rx interrupt, but nothing sent from uCode */
  1034. if (i == r)
  1035. IWL_DEBUG(IWL_DL_RX, "r = %d, i = %d\n", r, i);
  1036. if (iwl_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
  1037. fill_rx = 1;
  1038. while (i != r) {
  1039. rxb = rxq->queue[i];
  1040. /* If an RXB doesn't have a Rx queue slot associated with it,
  1041. * then a bug has been introduced in the queue refilling
  1042. * routines -- catch it here */
  1043. BUG_ON(rxb == NULL);
  1044. rxq->queue[i] = NULL;
  1045. dma_sync_single_range_for_cpu(
  1046. &priv->pci_dev->dev, rxb->real_dma_addr,
  1047. rxb->aligned_dma_addr - rxb->real_dma_addr,
  1048. priv->hw_params.rx_buf_size,
  1049. PCI_DMA_FROMDEVICE);
  1050. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  1051. /* Reclaim a command buffer only if this packet is a response
  1052. * to a (driver-originated) command.
  1053. * If the packet (e.g. Rx frame) originated from uCode,
  1054. * there is no command buffer to reclaim.
  1055. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1056. * but apparently a few don't get set; catch them here. */
  1057. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1058. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  1059. (pkt->hdr.cmd != REPLY_RX) &&
  1060. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  1061. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  1062. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1063. (pkt->hdr.cmd != REPLY_TX);
  1064. /* Based on type of command response or notification,
  1065. * handle those that need handling via function in
  1066. * rx_handlers table. See iwl_setup_rx_handlers() */
  1067. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1068. IWL_DEBUG(IWL_DL_RX, "r = %d, i = %d, %s, 0x%02x\n", r,
  1069. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1070. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1071. } else {
  1072. /* No handling needed */
  1073. IWL_DEBUG(IWL_DL_RX,
  1074. "r %d i %d No handler needed for %s, 0x%02x\n",
  1075. r, i, get_cmd_string(pkt->hdr.cmd),
  1076. pkt->hdr.cmd);
  1077. }
  1078. if (reclaim) {
  1079. /* Invoke any callbacks, transfer the skb to caller, and
  1080. * fire off the (possibly) blocking iwl_send_cmd()
  1081. * as we reclaim the driver command queue */
  1082. if (rxb && rxb->skb)
  1083. iwl_tx_cmd_complete(priv, rxb);
  1084. else
  1085. IWL_WARN(priv, "Claim null rxb?\n");
  1086. }
  1087. /* For now we just don't re-use anything. We can tweak this
  1088. * later to try and re-use notification packets and SKBs that
  1089. * fail to Rx correctly */
  1090. if (rxb->skb != NULL) {
  1091. priv->alloc_rxb_skb--;
  1092. dev_kfree_skb_any(rxb->skb);
  1093. rxb->skb = NULL;
  1094. }
  1095. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  1096. priv->hw_params.rx_buf_size + 256,
  1097. PCI_DMA_FROMDEVICE);
  1098. spin_lock_irqsave(&rxq->lock, flags);
  1099. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  1100. spin_unlock_irqrestore(&rxq->lock, flags);
  1101. i = (i + 1) & RX_QUEUE_MASK;
  1102. /* If there are a lot of unused frames,
  1103. * restock the Rx queue so ucode wont assert. */
  1104. if (fill_rx) {
  1105. count++;
  1106. if (count >= 8) {
  1107. priv->rxq.read = i;
  1108. iwl_rx_queue_restock(priv);
  1109. count = 0;
  1110. }
  1111. }
  1112. }
  1113. /* Backtrack one entry */
  1114. priv->rxq.read = i;
  1115. iwl_rx_queue_restock(priv);
  1116. }
  1117. #ifdef CONFIG_IWLWIFI_DEBUG
  1118. static void iwl_print_rx_config_cmd(struct iwl_priv *priv)
  1119. {
  1120. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  1121. IWL_DEBUG_RADIO("RX CONFIG:\n");
  1122. iwl_print_hex_dump(priv, IWL_DL_RADIO, (u8 *) rxon, sizeof(*rxon));
  1123. IWL_DEBUG_RADIO("u16 channel: 0x%x\n", le16_to_cpu(rxon->channel));
  1124. IWL_DEBUG_RADIO("u32 flags: 0x%08X\n", le32_to_cpu(rxon->flags));
  1125. IWL_DEBUG_RADIO("u32 filter_flags: 0x%08x\n",
  1126. le32_to_cpu(rxon->filter_flags));
  1127. IWL_DEBUG_RADIO("u8 dev_type: 0x%x\n", rxon->dev_type);
  1128. IWL_DEBUG_RADIO("u8 ofdm_basic_rates: 0x%02x\n",
  1129. rxon->ofdm_basic_rates);
  1130. IWL_DEBUG_RADIO("u8 cck_basic_rates: 0x%02x\n", rxon->cck_basic_rates);
  1131. IWL_DEBUG_RADIO("u8[6] node_addr: %pM\n", rxon->node_addr);
  1132. IWL_DEBUG_RADIO("u8[6] bssid_addr: %pM\n", rxon->bssid_addr);
  1133. IWL_DEBUG_RADIO("u16 assoc_id: 0x%x\n", le16_to_cpu(rxon->assoc_id));
  1134. }
  1135. #endif
  1136. /* call this function to flush any scheduled tasklet */
  1137. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  1138. {
  1139. /* wait to make sure we flush pending tasklet*/
  1140. synchronize_irq(priv->pci_dev->irq);
  1141. tasklet_kill(&priv->irq_tasklet);
  1142. }
  1143. /**
  1144. * iwl_irq_handle_error - called for HW or SW error interrupt from card
  1145. */
  1146. static void iwl_irq_handle_error(struct iwl_priv *priv)
  1147. {
  1148. /* Set the FW error flag -- cleared on iwl_down */
  1149. set_bit(STATUS_FW_ERROR, &priv->status);
  1150. /* Cancel currently queued command. */
  1151. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  1152. #ifdef CONFIG_IWLWIFI_DEBUG
  1153. if (priv->debug_level & IWL_DL_FW_ERRORS) {
  1154. iwl_dump_nic_error_log(priv);
  1155. iwl_dump_nic_event_log(priv);
  1156. iwl_print_rx_config_cmd(priv);
  1157. }
  1158. #endif
  1159. wake_up_interruptible(&priv->wait_command_queue);
  1160. /* Keep the restart process from trying to send host
  1161. * commands by clearing the INIT status bit */
  1162. clear_bit(STATUS_READY, &priv->status);
  1163. if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1164. IWL_DEBUG(IWL_DL_FW_ERRORS,
  1165. "Restarting adapter due to uCode error.\n");
  1166. if (iwl_is_associated(priv)) {
  1167. memcpy(&priv->recovery_rxon, &priv->active_rxon,
  1168. sizeof(priv->recovery_rxon));
  1169. priv->error_recovering = 1;
  1170. }
  1171. if (priv->cfg->mod_params->restart_fw)
  1172. queue_work(priv->workqueue, &priv->restart);
  1173. }
  1174. }
  1175. static void iwl_error_recovery(struct iwl_priv *priv)
  1176. {
  1177. unsigned long flags;
  1178. memcpy(&priv->staging_rxon, &priv->recovery_rxon,
  1179. sizeof(priv->staging_rxon));
  1180. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1181. iwl_commit_rxon(priv);
  1182. iwl_rxon_add_station(priv, priv->bssid, 1);
  1183. spin_lock_irqsave(&priv->lock, flags);
  1184. priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
  1185. priv->error_recovering = 0;
  1186. spin_unlock_irqrestore(&priv->lock, flags);
  1187. }
  1188. static void iwl_irq_tasklet(struct iwl_priv *priv)
  1189. {
  1190. u32 inta, handled = 0;
  1191. u32 inta_fh;
  1192. unsigned long flags;
  1193. #ifdef CONFIG_IWLWIFI_DEBUG
  1194. u32 inta_mask;
  1195. #endif
  1196. spin_lock_irqsave(&priv->lock, flags);
  1197. /* Ack/clear/reset pending uCode interrupts.
  1198. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1199. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1200. inta = iwl_read32(priv, CSR_INT);
  1201. iwl_write32(priv, CSR_INT, inta);
  1202. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1203. * Any new interrupts that happen after this, either while we're
  1204. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1205. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1206. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1207. #ifdef CONFIG_IWLWIFI_DEBUG
  1208. if (priv->debug_level & IWL_DL_ISR) {
  1209. /* just for debug */
  1210. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1211. IWL_DEBUG_ISR("inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1212. inta, inta_mask, inta_fh);
  1213. }
  1214. #endif
  1215. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1216. * atomic, make sure that inta covers all the interrupts that
  1217. * we've discovered, even if FH interrupt came in just after
  1218. * reading CSR_INT. */
  1219. if (inta_fh & CSR49_FH_INT_RX_MASK)
  1220. inta |= CSR_INT_BIT_FH_RX;
  1221. if (inta_fh & CSR49_FH_INT_TX_MASK)
  1222. inta |= CSR_INT_BIT_FH_TX;
  1223. /* Now service all interrupt bits discovered above. */
  1224. if (inta & CSR_INT_BIT_HW_ERR) {
  1225. IWL_ERR(priv, "Microcode HW error detected. Restarting.\n");
  1226. /* Tell the device to stop sending interrupts */
  1227. iwl_disable_interrupts(priv);
  1228. iwl_irq_handle_error(priv);
  1229. handled |= CSR_INT_BIT_HW_ERR;
  1230. spin_unlock_irqrestore(&priv->lock, flags);
  1231. return;
  1232. }
  1233. #ifdef CONFIG_IWLWIFI_DEBUG
  1234. if (priv->debug_level & (IWL_DL_ISR)) {
  1235. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1236. if (inta & CSR_INT_BIT_SCD)
  1237. IWL_DEBUG_ISR("Scheduler finished to transmit "
  1238. "the frame/frames.\n");
  1239. /* Alive notification via Rx interrupt will do the real work */
  1240. if (inta & CSR_INT_BIT_ALIVE)
  1241. IWL_DEBUG_ISR("Alive interrupt\n");
  1242. }
  1243. #endif
  1244. /* Safely ignore these bits for debug checks below */
  1245. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1246. /* HW RF KILL switch toggled */
  1247. if (inta & CSR_INT_BIT_RF_KILL) {
  1248. int hw_rf_kill = 0;
  1249. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  1250. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  1251. hw_rf_kill = 1;
  1252. IWL_DEBUG(IWL_DL_RF_KILL, "RF_KILL bit toggled to %s.\n",
  1253. hw_rf_kill ? "disable radio" : "enable radio");
  1254. /* driver only loads ucode once setting the interface up.
  1255. * the driver allows loading the ucode even if the radio
  1256. * is killed. Hence update the killswitch state here. The
  1257. * rfkill handler will care about restarting if needed.
  1258. */
  1259. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  1260. if (hw_rf_kill)
  1261. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1262. else
  1263. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1264. queue_work(priv->workqueue, &priv->rf_kill);
  1265. }
  1266. handled |= CSR_INT_BIT_RF_KILL;
  1267. }
  1268. /* Chip got too hot and stopped itself */
  1269. if (inta & CSR_INT_BIT_CT_KILL) {
  1270. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  1271. handled |= CSR_INT_BIT_CT_KILL;
  1272. }
  1273. /* Error detected by uCode */
  1274. if (inta & CSR_INT_BIT_SW_ERR) {
  1275. IWL_ERR(priv, "Microcode SW error detected. "
  1276. " Restarting 0x%X.\n", inta);
  1277. iwl_irq_handle_error(priv);
  1278. handled |= CSR_INT_BIT_SW_ERR;
  1279. }
  1280. /* uCode wakes up after power-down sleep */
  1281. if (inta & CSR_INT_BIT_WAKEUP) {
  1282. IWL_DEBUG_ISR("Wakeup interrupt\n");
  1283. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1284. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1285. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1286. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1287. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1288. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1289. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1290. handled |= CSR_INT_BIT_WAKEUP;
  1291. }
  1292. /* All uCode command responses, including Tx command responses,
  1293. * Rx "responses" (frame-received notification), and other
  1294. * notifications from uCode come through here*/
  1295. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1296. iwl_rx_handle(priv);
  1297. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1298. }
  1299. if (inta & CSR_INT_BIT_FH_TX) {
  1300. IWL_DEBUG_ISR("Tx interrupt\n");
  1301. handled |= CSR_INT_BIT_FH_TX;
  1302. /* FH finished to write, send event */
  1303. priv->ucode_write_complete = 1;
  1304. wake_up_interruptible(&priv->wait_command_queue);
  1305. }
  1306. if (inta & ~handled)
  1307. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1308. if (inta & ~CSR_INI_SET_MASK) {
  1309. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1310. inta & ~CSR_INI_SET_MASK);
  1311. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1312. }
  1313. /* Re-enable all interrupts */
  1314. /* only Re-enable if diabled by irq */
  1315. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1316. iwl_enable_interrupts(priv);
  1317. #ifdef CONFIG_IWLWIFI_DEBUG
  1318. if (priv->debug_level & (IWL_DL_ISR)) {
  1319. inta = iwl_read32(priv, CSR_INT);
  1320. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1321. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1322. IWL_DEBUG_ISR("End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1323. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1324. }
  1325. #endif
  1326. spin_unlock_irqrestore(&priv->lock, flags);
  1327. }
  1328. static irqreturn_t iwl_isr(int irq, void *data)
  1329. {
  1330. struct iwl_priv *priv = data;
  1331. u32 inta, inta_mask;
  1332. u32 inta_fh;
  1333. if (!priv)
  1334. return IRQ_NONE;
  1335. spin_lock(&priv->lock);
  1336. /* Disable (but don't clear!) interrupts here to avoid
  1337. * back-to-back ISRs and sporadic interrupts from our NIC.
  1338. * If we have something to service, the tasklet will re-enable ints.
  1339. * If we *don't* have something, we'll re-enable before leaving here. */
  1340. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  1341. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  1342. /* Discover which interrupts are active/pending */
  1343. inta = iwl_read32(priv, CSR_INT);
  1344. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1345. /* Ignore interrupt if there's nothing in NIC to service.
  1346. * This may be due to IRQ shared with another device,
  1347. * or due to sporadic interrupts thrown from our NIC. */
  1348. if (!inta && !inta_fh) {
  1349. IWL_DEBUG_ISR("Ignore interrupt, inta == 0, inta_fh == 0\n");
  1350. goto none;
  1351. }
  1352. if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
  1353. /* Hardware disappeared. It might have already raised
  1354. * an interrupt */
  1355. IWL_WARN(priv, "HARDWARE GONE?? INTA == 0x%08x\n", inta);
  1356. goto unplugged;
  1357. }
  1358. IWL_DEBUG_ISR("ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1359. inta, inta_mask, inta_fh);
  1360. inta &= ~CSR_INT_BIT_SCD;
  1361. /* iwl_irq_tasklet() will service interrupts and re-enable them */
  1362. if (likely(inta || inta_fh))
  1363. tasklet_schedule(&priv->irq_tasklet);
  1364. unplugged:
  1365. spin_unlock(&priv->lock);
  1366. return IRQ_HANDLED;
  1367. none:
  1368. /* re-enable interrupts here since we don't have anything to service. */
  1369. /* only Re-enable if diabled by irq */
  1370. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1371. iwl_enable_interrupts(priv);
  1372. spin_unlock(&priv->lock);
  1373. return IRQ_NONE;
  1374. }
  1375. /******************************************************************************
  1376. *
  1377. * uCode download functions
  1378. *
  1379. ******************************************************************************/
  1380. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1381. {
  1382. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1383. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1384. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1385. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1386. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1387. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1388. }
  1389. static void iwl_nic_start(struct iwl_priv *priv)
  1390. {
  1391. /* Remove all resets to allow NIC to operate */
  1392. iwl_write32(priv, CSR_RESET, 0);
  1393. }
  1394. /**
  1395. * iwl_read_ucode - Read uCode images from disk file.
  1396. *
  1397. * Copy into buffers for card to fetch via bus-mastering
  1398. */
  1399. static int iwl_read_ucode(struct iwl_priv *priv)
  1400. {
  1401. struct iwl_ucode *ucode;
  1402. int ret = -EINVAL, index;
  1403. const struct firmware *ucode_raw;
  1404. const char *name_pre = priv->cfg->fw_name_pre;
  1405. const unsigned int api_max = priv->cfg->ucode_api_max;
  1406. const unsigned int api_min = priv->cfg->ucode_api_min;
  1407. char buf[25];
  1408. u8 *src;
  1409. size_t len;
  1410. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1411. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1412. * request_firmware() is synchronous, file is in memory on return. */
  1413. for (index = api_max; index >= api_min; index--) {
  1414. sprintf(buf, "%s%d%s", name_pre, index, ".ucode");
  1415. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1416. if (ret < 0) {
  1417. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1418. buf, ret);
  1419. if (ret == -ENOENT)
  1420. continue;
  1421. else
  1422. goto error;
  1423. } else {
  1424. if (index < api_max)
  1425. IWL_ERR(priv, "Loaded firmware %s, "
  1426. "which is deprecated. "
  1427. "Please use API v%u instead.\n",
  1428. buf, api_max);
  1429. IWL_DEBUG_INFO("Got firmware '%s' file (%zd bytes) from disk\n",
  1430. buf, ucode_raw->size);
  1431. break;
  1432. }
  1433. }
  1434. if (ret < 0)
  1435. goto error;
  1436. /* Make sure that we got at least our header! */
  1437. if (ucode_raw->size < sizeof(*ucode)) {
  1438. IWL_ERR(priv, "File size way too small!\n");
  1439. ret = -EINVAL;
  1440. goto err_release;
  1441. }
  1442. /* Data from ucode file: header followed by uCode images */
  1443. ucode = (void *)ucode_raw->data;
  1444. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1445. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1446. inst_size = le32_to_cpu(ucode->inst_size);
  1447. data_size = le32_to_cpu(ucode->data_size);
  1448. init_size = le32_to_cpu(ucode->init_size);
  1449. init_data_size = le32_to_cpu(ucode->init_data_size);
  1450. boot_size = le32_to_cpu(ucode->boot_size);
  1451. /* api_ver should match the api version forming part of the
  1452. * firmware filename ... but we don't check for that and only rely
  1453. * on the API version read from firware header from here on forward */
  1454. if (api_ver < api_min || api_ver > api_max) {
  1455. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1456. "Driver supports v%u, firmware is v%u.\n",
  1457. api_max, api_ver);
  1458. priv->ucode_ver = 0;
  1459. ret = -EINVAL;
  1460. goto err_release;
  1461. }
  1462. if (api_ver != api_max)
  1463. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1464. "got v%u. New firmware can be obtained "
  1465. "from http://www.intellinuxwireless.org.\n",
  1466. api_max, api_ver);
  1467. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1468. IWL_UCODE_MAJOR(priv->ucode_ver),
  1469. IWL_UCODE_MINOR(priv->ucode_ver),
  1470. IWL_UCODE_API(priv->ucode_ver),
  1471. IWL_UCODE_SERIAL(priv->ucode_ver));
  1472. IWL_DEBUG_INFO("f/w package hdr ucode version raw = 0x%x\n",
  1473. priv->ucode_ver);
  1474. IWL_DEBUG_INFO("f/w package hdr runtime inst size = %u\n",
  1475. inst_size);
  1476. IWL_DEBUG_INFO("f/w package hdr runtime data size = %u\n",
  1477. data_size);
  1478. IWL_DEBUG_INFO("f/w package hdr init inst size = %u\n",
  1479. init_size);
  1480. IWL_DEBUG_INFO("f/w package hdr init data size = %u\n",
  1481. init_data_size);
  1482. IWL_DEBUG_INFO("f/w package hdr boot inst size = %u\n",
  1483. boot_size);
  1484. /* Verify size of file vs. image size info in file's header */
  1485. if (ucode_raw->size < sizeof(*ucode) +
  1486. inst_size + data_size + init_size +
  1487. init_data_size + boot_size) {
  1488. IWL_DEBUG_INFO("uCode file size %d too small\n",
  1489. (int)ucode_raw->size);
  1490. ret = -EINVAL;
  1491. goto err_release;
  1492. }
  1493. /* Verify that uCode images will fit in card's SRAM */
  1494. if (inst_size > priv->hw_params.max_inst_size) {
  1495. IWL_DEBUG_INFO("uCode instr len %d too large to fit in\n",
  1496. inst_size);
  1497. ret = -EINVAL;
  1498. goto err_release;
  1499. }
  1500. if (data_size > priv->hw_params.max_data_size) {
  1501. IWL_DEBUG_INFO("uCode data len %d too large to fit in\n",
  1502. data_size);
  1503. ret = -EINVAL;
  1504. goto err_release;
  1505. }
  1506. if (init_size > priv->hw_params.max_inst_size) {
  1507. IWL_DEBUG_INFO
  1508. ("uCode init instr len %d too large to fit in\n",
  1509. init_size);
  1510. ret = -EINVAL;
  1511. goto err_release;
  1512. }
  1513. if (init_data_size > priv->hw_params.max_data_size) {
  1514. IWL_DEBUG_INFO
  1515. ("uCode init data len %d too large to fit in\n",
  1516. init_data_size);
  1517. ret = -EINVAL;
  1518. goto err_release;
  1519. }
  1520. if (boot_size > priv->hw_params.max_bsm_size) {
  1521. IWL_DEBUG_INFO
  1522. ("uCode boot instr len %d too large to fit in\n",
  1523. boot_size);
  1524. ret = -EINVAL;
  1525. goto err_release;
  1526. }
  1527. /* Allocate ucode buffers for card's bus-master loading ... */
  1528. /* Runtime instructions and 2 copies of data:
  1529. * 1) unmodified from disk
  1530. * 2) backup cache for save/restore during power-downs */
  1531. priv->ucode_code.len = inst_size;
  1532. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1533. priv->ucode_data.len = data_size;
  1534. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1535. priv->ucode_data_backup.len = data_size;
  1536. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1537. /* Initialization instructions and data */
  1538. if (init_size && init_data_size) {
  1539. priv->ucode_init.len = init_size;
  1540. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1541. priv->ucode_init_data.len = init_data_size;
  1542. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1543. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1544. goto err_pci_alloc;
  1545. }
  1546. /* Bootstrap (instructions only, no data) */
  1547. if (boot_size) {
  1548. priv->ucode_boot.len = boot_size;
  1549. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1550. if (!priv->ucode_boot.v_addr)
  1551. goto err_pci_alloc;
  1552. }
  1553. /* Copy images into buffers for card's bus-master reads ... */
  1554. /* Runtime instructions (first block of data in file) */
  1555. src = &ucode->data[0];
  1556. len = priv->ucode_code.len;
  1557. IWL_DEBUG_INFO("Copying (but not loading) uCode instr len %Zd\n", len);
  1558. memcpy(priv->ucode_code.v_addr, src, len);
  1559. IWL_DEBUG_INFO("uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1560. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1561. /* Runtime data (2nd block)
  1562. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1563. src = &ucode->data[inst_size];
  1564. len = priv->ucode_data.len;
  1565. IWL_DEBUG_INFO("Copying (but not loading) uCode data len %Zd\n", len);
  1566. memcpy(priv->ucode_data.v_addr, src, len);
  1567. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1568. /* Initialization instructions (3rd block) */
  1569. if (init_size) {
  1570. src = &ucode->data[inst_size + data_size];
  1571. len = priv->ucode_init.len;
  1572. IWL_DEBUG_INFO("Copying (but not loading) init instr len %Zd\n",
  1573. len);
  1574. memcpy(priv->ucode_init.v_addr, src, len);
  1575. }
  1576. /* Initialization data (4th block) */
  1577. if (init_data_size) {
  1578. src = &ucode->data[inst_size + data_size + init_size];
  1579. len = priv->ucode_init_data.len;
  1580. IWL_DEBUG_INFO("Copying (but not loading) init data len %Zd\n",
  1581. len);
  1582. memcpy(priv->ucode_init_data.v_addr, src, len);
  1583. }
  1584. /* Bootstrap instructions (5th block) */
  1585. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  1586. len = priv->ucode_boot.len;
  1587. IWL_DEBUG_INFO("Copying (but not loading) boot instr len %Zd\n", len);
  1588. memcpy(priv->ucode_boot.v_addr, src, len);
  1589. /* We have our copies now, allow OS release its copies */
  1590. release_firmware(ucode_raw);
  1591. return 0;
  1592. err_pci_alloc:
  1593. IWL_ERR(priv, "failed to allocate pci memory\n");
  1594. ret = -ENOMEM;
  1595. iwl_dealloc_ucode_pci(priv);
  1596. err_release:
  1597. release_firmware(ucode_raw);
  1598. error:
  1599. return ret;
  1600. }
  1601. /* temporary */
  1602. static int iwl_mac_beacon_update(struct ieee80211_hw *hw,
  1603. struct sk_buff *skb);
  1604. /**
  1605. * iwl_alive_start - called after REPLY_ALIVE notification received
  1606. * from protocol/runtime uCode (initialization uCode's
  1607. * Alive gets handled by iwl_init_alive_start()).
  1608. */
  1609. static void iwl_alive_start(struct iwl_priv *priv)
  1610. {
  1611. int ret = 0;
  1612. IWL_DEBUG_INFO("Runtime Alive received.\n");
  1613. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1614. /* We had an error bringing up the hardware, so take it
  1615. * all the way back down so we can try again */
  1616. IWL_DEBUG_INFO("Alive failed.\n");
  1617. goto restart;
  1618. }
  1619. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1620. * This is a paranoid check, because we would not have gotten the
  1621. * "runtime" alive if code weren't properly loaded. */
  1622. if (iwl_verify_ucode(priv)) {
  1623. /* Runtime instruction load was bad;
  1624. * take it all the way back down so we can try again */
  1625. IWL_DEBUG_INFO("Bad runtime uCode load.\n");
  1626. goto restart;
  1627. }
  1628. iwl_clear_stations_table(priv);
  1629. ret = priv->cfg->ops->lib->alive_notify(priv);
  1630. if (ret) {
  1631. IWL_WARN(priv,
  1632. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1633. goto restart;
  1634. }
  1635. /* After the ALIVE response, we can send host commands to the uCode */
  1636. set_bit(STATUS_ALIVE, &priv->status);
  1637. if (iwl_is_rfkill(priv))
  1638. return;
  1639. ieee80211_wake_queues(priv->hw);
  1640. priv->active_rate = priv->rates_mask;
  1641. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  1642. if (iwl_is_associated(priv)) {
  1643. struct iwl_rxon_cmd *active_rxon =
  1644. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1645. memcpy(&priv->staging_rxon, &priv->active_rxon,
  1646. sizeof(priv->staging_rxon));
  1647. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1648. } else {
  1649. /* Initialize our rx_config data */
  1650. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1651. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1652. }
  1653. /* Configure Bluetooth device coexistence support */
  1654. iwl_send_bt_config(priv);
  1655. iwl_reset_run_time_calib(priv);
  1656. /* Configure the adapter for unassociated operation */
  1657. iwl_commit_rxon(priv);
  1658. /* At this point, the NIC is initialized and operational */
  1659. iwl_rf_kill_ct_config(priv);
  1660. iwl_leds_register(priv);
  1661. IWL_DEBUG_INFO("ALIVE processing complete.\n");
  1662. set_bit(STATUS_READY, &priv->status);
  1663. wake_up_interruptible(&priv->wait_command_queue);
  1664. if (priv->error_recovering)
  1665. iwl_error_recovery(priv);
  1666. iwl_power_update_mode(priv, 1);
  1667. /* reassociate for ADHOC mode */
  1668. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  1669. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  1670. priv->vif);
  1671. if (beacon)
  1672. iwl_mac_beacon_update(priv->hw, beacon);
  1673. }
  1674. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  1675. iwl_set_mode(priv, priv->iw_mode);
  1676. return;
  1677. restart:
  1678. queue_work(priv->workqueue, &priv->restart);
  1679. }
  1680. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1681. static void __iwl_down(struct iwl_priv *priv)
  1682. {
  1683. unsigned long flags;
  1684. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1685. IWL_DEBUG_INFO(DRV_NAME " is going down\n");
  1686. if (!exit_pending)
  1687. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1688. iwl_leds_unregister(priv);
  1689. iwl_clear_stations_table(priv);
  1690. /* Unblock any waiting calls */
  1691. wake_up_interruptible_all(&priv->wait_command_queue);
  1692. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1693. * exiting the module */
  1694. if (!exit_pending)
  1695. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1696. /* stop and reset the on-board processor */
  1697. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1698. /* tell the device to stop sending interrupts */
  1699. spin_lock_irqsave(&priv->lock, flags);
  1700. iwl_disable_interrupts(priv);
  1701. spin_unlock_irqrestore(&priv->lock, flags);
  1702. iwl_synchronize_irq(priv);
  1703. if (priv->mac80211_registered)
  1704. ieee80211_stop_queues(priv->hw);
  1705. /* If we have not previously called iwl_init() then
  1706. * clear all bits but the RF Kill and SUSPEND bits and return */
  1707. if (!iwl_is_init(priv)) {
  1708. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1709. STATUS_RF_KILL_HW |
  1710. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1711. STATUS_RF_KILL_SW |
  1712. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1713. STATUS_GEO_CONFIGURED |
  1714. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  1715. STATUS_IN_SUSPEND |
  1716. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1717. STATUS_EXIT_PENDING;
  1718. goto exit;
  1719. }
  1720. /* ...otherwise clear out all the status bits but the RF Kill and
  1721. * SUSPEND bits and continue taking the NIC down. */
  1722. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1723. STATUS_RF_KILL_HW |
  1724. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1725. STATUS_RF_KILL_SW |
  1726. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1727. STATUS_GEO_CONFIGURED |
  1728. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  1729. STATUS_IN_SUSPEND |
  1730. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1731. STATUS_FW_ERROR |
  1732. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1733. STATUS_EXIT_PENDING;
  1734. spin_lock_irqsave(&priv->lock, flags);
  1735. iwl_clear_bit(priv, CSR_GP_CNTRL,
  1736. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1737. spin_unlock_irqrestore(&priv->lock, flags);
  1738. iwl_txq_ctx_stop(priv);
  1739. iwl_rxq_stop(priv);
  1740. spin_lock_irqsave(&priv->lock, flags);
  1741. if (!iwl_grab_nic_access(priv)) {
  1742. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  1743. APMG_CLK_VAL_DMA_CLK_RQT);
  1744. iwl_release_nic_access(priv);
  1745. }
  1746. spin_unlock_irqrestore(&priv->lock, flags);
  1747. udelay(5);
  1748. /* FIXME: apm_ops.suspend(priv) */
  1749. if (exit_pending || test_bit(STATUS_IN_SUSPEND, &priv->status))
  1750. priv->cfg->ops->lib->apm_ops.stop(priv);
  1751. else
  1752. priv->cfg->ops->lib->apm_ops.reset(priv);
  1753. exit:
  1754. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1755. if (priv->ibss_beacon)
  1756. dev_kfree_skb(priv->ibss_beacon);
  1757. priv->ibss_beacon = NULL;
  1758. /* clear out any free frames */
  1759. iwl_clear_free_frames(priv);
  1760. }
  1761. static void iwl_down(struct iwl_priv *priv)
  1762. {
  1763. mutex_lock(&priv->mutex);
  1764. __iwl_down(priv);
  1765. mutex_unlock(&priv->mutex);
  1766. iwl_cancel_deferred_work(priv);
  1767. }
  1768. #define MAX_HW_RESTARTS 5
  1769. static int __iwl_up(struct iwl_priv *priv)
  1770. {
  1771. int i;
  1772. int ret;
  1773. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1774. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1775. return -EIO;
  1776. }
  1777. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  1778. IWL_ERR(priv, "ucode not available for device bringup\n");
  1779. return -EIO;
  1780. }
  1781. /* If platform's RF_KILL switch is NOT set to KILL */
  1782. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1783. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1784. else
  1785. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1786. if (iwl_is_rfkill(priv)) {
  1787. iwl_enable_interrupts(priv);
  1788. IWL_WARN(priv, "Radio disabled by %s RF Kill switch\n",
  1789. test_bit(STATUS_RF_KILL_HW, &priv->status) ? "HW" : "SW");
  1790. return 0;
  1791. }
  1792. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1793. ret = iwl_hw_nic_init(priv);
  1794. if (ret) {
  1795. IWL_ERR(priv, "Unable to init nic\n");
  1796. return ret;
  1797. }
  1798. /* make sure rfkill handshake bits are cleared */
  1799. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1800. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1801. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  1802. /* clear (again), then enable host interrupts */
  1803. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1804. iwl_enable_interrupts(priv);
  1805. /* really make sure rfkill handshake bits are cleared */
  1806. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1807. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1808. /* Copy original ucode data image from disk into backup cache.
  1809. * This will be used to initialize the on-board processor's
  1810. * data SRAM for a clean start when the runtime program first loads. */
  1811. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  1812. priv->ucode_data.len);
  1813. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  1814. iwl_clear_stations_table(priv);
  1815. /* load bootstrap state machine,
  1816. * load bootstrap program into processor's memory,
  1817. * prepare to load the "initialize" uCode */
  1818. ret = priv->cfg->ops->lib->load_ucode(priv);
  1819. if (ret) {
  1820. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  1821. ret);
  1822. continue;
  1823. }
  1824. /* Clear out the uCode error bit if it is set */
  1825. clear_bit(STATUS_FW_ERROR, &priv->status);
  1826. /* start card; "initialize" will load runtime ucode */
  1827. iwl_nic_start(priv);
  1828. IWL_DEBUG_INFO(DRV_NAME " is coming up\n");
  1829. return 0;
  1830. }
  1831. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1832. __iwl_down(priv);
  1833. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1834. /* tried to restart and config the device for as long as our
  1835. * patience could withstand */
  1836. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  1837. return -EIO;
  1838. }
  1839. /*****************************************************************************
  1840. *
  1841. * Workqueue callbacks
  1842. *
  1843. *****************************************************************************/
  1844. static void iwl_bg_init_alive_start(struct work_struct *data)
  1845. {
  1846. struct iwl_priv *priv =
  1847. container_of(data, struct iwl_priv, init_alive_start.work);
  1848. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1849. return;
  1850. mutex_lock(&priv->mutex);
  1851. priv->cfg->ops->lib->init_alive_start(priv);
  1852. mutex_unlock(&priv->mutex);
  1853. }
  1854. static void iwl_bg_alive_start(struct work_struct *data)
  1855. {
  1856. struct iwl_priv *priv =
  1857. container_of(data, struct iwl_priv, alive_start.work);
  1858. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1859. return;
  1860. mutex_lock(&priv->mutex);
  1861. iwl_alive_start(priv);
  1862. mutex_unlock(&priv->mutex);
  1863. }
  1864. static void iwl_bg_rf_kill(struct work_struct *work)
  1865. {
  1866. struct iwl_priv *priv = container_of(work, struct iwl_priv, rf_kill);
  1867. wake_up_interruptible(&priv->wait_command_queue);
  1868. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1869. return;
  1870. mutex_lock(&priv->mutex);
  1871. if (!iwl_is_rfkill(priv)) {
  1872. IWL_DEBUG(IWL_DL_RF_KILL,
  1873. "HW and/or SW RF Kill no longer active, restarting "
  1874. "device\n");
  1875. if (!test_bit(STATUS_EXIT_PENDING, &priv->status) &&
  1876. test_bit(STATUS_ALIVE, &priv->status))
  1877. queue_work(priv->workqueue, &priv->restart);
  1878. } else {
  1879. /* make sure mac80211 stop sending Tx frame */
  1880. if (priv->mac80211_registered)
  1881. ieee80211_stop_queues(priv->hw);
  1882. if (!test_bit(STATUS_RF_KILL_HW, &priv->status))
  1883. IWL_DEBUG_RF_KILL("Can not turn radio back on - "
  1884. "disabled by SW switch\n");
  1885. else
  1886. IWL_WARN(priv, "Radio Frequency Kill Switch is On:\n"
  1887. "Kill switch must be turned off for "
  1888. "wireless networking to work.\n");
  1889. }
  1890. mutex_unlock(&priv->mutex);
  1891. iwl_rfkill_set_hw_state(priv);
  1892. }
  1893. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  1894. {
  1895. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  1896. run_time_calib_work);
  1897. mutex_lock(&priv->mutex);
  1898. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  1899. test_bit(STATUS_SCANNING, &priv->status)) {
  1900. mutex_unlock(&priv->mutex);
  1901. return;
  1902. }
  1903. if (priv->start_calib) {
  1904. iwl_chain_noise_calibration(priv, &priv->statistics);
  1905. iwl_sensitivity_calibration(priv, &priv->statistics);
  1906. }
  1907. mutex_unlock(&priv->mutex);
  1908. return;
  1909. }
  1910. static void iwl_bg_up(struct work_struct *data)
  1911. {
  1912. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  1913. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1914. return;
  1915. mutex_lock(&priv->mutex);
  1916. __iwl_up(priv);
  1917. mutex_unlock(&priv->mutex);
  1918. iwl_rfkill_set_hw_state(priv);
  1919. }
  1920. static void iwl_bg_restart(struct work_struct *data)
  1921. {
  1922. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  1923. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1924. return;
  1925. iwl_down(priv);
  1926. queue_work(priv->workqueue, &priv->up);
  1927. }
  1928. static void iwl_bg_rx_replenish(struct work_struct *data)
  1929. {
  1930. struct iwl_priv *priv =
  1931. container_of(data, struct iwl_priv, rx_replenish);
  1932. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1933. return;
  1934. mutex_lock(&priv->mutex);
  1935. iwl_rx_replenish(priv);
  1936. mutex_unlock(&priv->mutex);
  1937. }
  1938. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  1939. static void iwl_post_associate(struct iwl_priv *priv)
  1940. {
  1941. struct ieee80211_conf *conf = NULL;
  1942. int ret = 0;
  1943. unsigned long flags;
  1944. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  1945. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  1946. return;
  1947. }
  1948. IWL_DEBUG_ASSOC("Associated as %d to: %pM\n",
  1949. priv->assoc_id, priv->active_rxon.bssid_addr);
  1950. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1951. return;
  1952. if (!priv->vif || !priv->is_open)
  1953. return;
  1954. iwl_power_cancel_timeout(priv);
  1955. iwl_scan_cancel_timeout(priv, 200);
  1956. conf = ieee80211_get_hw_conf(priv->hw);
  1957. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1958. iwl_commit_rxon(priv);
  1959. iwl_setup_rxon_timing(priv);
  1960. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1961. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1962. if (ret)
  1963. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1964. "Attempting to continue.\n");
  1965. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1966. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  1967. iwl_set_rxon_chain(priv);
  1968. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1969. IWL_DEBUG_ASSOC("assoc id %d beacon interval %d\n",
  1970. priv->assoc_id, priv->beacon_int);
  1971. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1972. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1973. else
  1974. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1975. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1976. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1977. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1978. else
  1979. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1980. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1981. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1982. }
  1983. iwl_commit_rxon(priv);
  1984. switch (priv->iw_mode) {
  1985. case NL80211_IFTYPE_STATION:
  1986. break;
  1987. case NL80211_IFTYPE_ADHOC:
  1988. /* assume default assoc id */
  1989. priv->assoc_id = 1;
  1990. iwl_rxon_add_station(priv, priv->bssid, 0);
  1991. iwl_send_beacon_cmd(priv);
  1992. break;
  1993. default:
  1994. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  1995. __func__, priv->iw_mode);
  1996. break;
  1997. }
  1998. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1999. priv->assoc_station_added = 1;
  2000. spin_lock_irqsave(&priv->lock, flags);
  2001. iwl_activate_qos(priv, 0);
  2002. spin_unlock_irqrestore(&priv->lock, flags);
  2003. /* the chain noise calibration will enabled PM upon completion
  2004. * If chain noise has already been run, then we need to enable
  2005. * power management here */
  2006. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  2007. iwl_power_enable_management(priv);
  2008. /* Enable Rx differential gain and sensitivity calibrations */
  2009. iwl_chain_noise_reset(priv);
  2010. priv->start_calib = 1;
  2011. }
  2012. /*****************************************************************************
  2013. *
  2014. * mac80211 entry point functions
  2015. *
  2016. *****************************************************************************/
  2017. #define UCODE_READY_TIMEOUT (4 * HZ)
  2018. static int iwl_mac_start(struct ieee80211_hw *hw)
  2019. {
  2020. struct iwl_priv *priv = hw->priv;
  2021. int ret;
  2022. IWL_DEBUG_MAC80211("enter\n");
  2023. /* we should be verifying the device is ready to be opened */
  2024. mutex_lock(&priv->mutex);
  2025. memset(&priv->staging_rxon, 0, sizeof(struct iwl_rxon_cmd));
  2026. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2027. * ucode filename and max sizes are card-specific. */
  2028. if (!priv->ucode_code.len) {
  2029. ret = iwl_read_ucode(priv);
  2030. if (ret) {
  2031. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  2032. mutex_unlock(&priv->mutex);
  2033. return ret;
  2034. }
  2035. }
  2036. ret = __iwl_up(priv);
  2037. mutex_unlock(&priv->mutex);
  2038. iwl_rfkill_set_hw_state(priv);
  2039. if (ret)
  2040. return ret;
  2041. if (iwl_is_rfkill(priv))
  2042. goto out;
  2043. IWL_DEBUG_INFO("Start UP work done.\n");
  2044. if (test_bit(STATUS_IN_SUSPEND, &priv->status))
  2045. return 0;
  2046. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  2047. * mac80211 will not be run successfully. */
  2048. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2049. test_bit(STATUS_READY, &priv->status),
  2050. UCODE_READY_TIMEOUT);
  2051. if (!ret) {
  2052. if (!test_bit(STATUS_READY, &priv->status)) {
  2053. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  2054. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2055. return -ETIMEDOUT;
  2056. }
  2057. }
  2058. out:
  2059. priv->is_open = 1;
  2060. IWL_DEBUG_MAC80211("leave\n");
  2061. return 0;
  2062. }
  2063. static void iwl_mac_stop(struct ieee80211_hw *hw)
  2064. {
  2065. struct iwl_priv *priv = hw->priv;
  2066. IWL_DEBUG_MAC80211("enter\n");
  2067. if (!priv->is_open) {
  2068. IWL_DEBUG_MAC80211("leave - skip\n");
  2069. return;
  2070. }
  2071. priv->is_open = 0;
  2072. if (iwl_is_ready_rf(priv)) {
  2073. /* stop mac, cancel any scan request and clear
  2074. * RXON_FILTER_ASSOC_MSK BIT
  2075. */
  2076. mutex_lock(&priv->mutex);
  2077. iwl_scan_cancel_timeout(priv, 100);
  2078. mutex_unlock(&priv->mutex);
  2079. }
  2080. iwl_down(priv);
  2081. flush_workqueue(priv->workqueue);
  2082. /* enable interrupts again in order to receive rfkill changes */
  2083. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2084. iwl_enable_interrupts(priv);
  2085. IWL_DEBUG_MAC80211("leave\n");
  2086. }
  2087. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2088. {
  2089. struct iwl_priv *priv = hw->priv;
  2090. IWL_DEBUG_MACDUMP("enter\n");
  2091. IWL_DEBUG_TX("dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2092. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2093. if (iwl_tx_skb(priv, skb))
  2094. dev_kfree_skb_any(skb);
  2095. IWL_DEBUG_MACDUMP("leave\n");
  2096. return NETDEV_TX_OK;
  2097. }
  2098. static int iwl_mac_add_interface(struct ieee80211_hw *hw,
  2099. struct ieee80211_if_init_conf *conf)
  2100. {
  2101. struct iwl_priv *priv = hw->priv;
  2102. unsigned long flags;
  2103. IWL_DEBUG_MAC80211("enter: type %d\n", conf->type);
  2104. if (priv->vif) {
  2105. IWL_DEBUG_MAC80211("leave - vif != NULL\n");
  2106. return -EOPNOTSUPP;
  2107. }
  2108. spin_lock_irqsave(&priv->lock, flags);
  2109. priv->vif = conf->vif;
  2110. priv->iw_mode = conf->type;
  2111. spin_unlock_irqrestore(&priv->lock, flags);
  2112. mutex_lock(&priv->mutex);
  2113. if (conf->mac_addr) {
  2114. IWL_DEBUG_MAC80211("Set %pM\n", conf->mac_addr);
  2115. memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN);
  2116. }
  2117. if (iwl_set_mode(priv, conf->type) == -EAGAIN)
  2118. /* we are not ready, will run again when ready */
  2119. set_bit(STATUS_MODE_PENDING, &priv->status);
  2120. mutex_unlock(&priv->mutex);
  2121. IWL_DEBUG_MAC80211("leave\n");
  2122. return 0;
  2123. }
  2124. /**
  2125. * iwl_mac_config - mac80211 config callback
  2126. *
  2127. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  2128. * be set inappropriately and the driver currently sets the hardware up to
  2129. * use it whenever needed.
  2130. */
  2131. static int iwl_mac_config(struct ieee80211_hw *hw, u32 changed)
  2132. {
  2133. struct iwl_priv *priv = hw->priv;
  2134. const struct iwl_channel_info *ch_info;
  2135. struct ieee80211_conf *conf = &hw->conf;
  2136. unsigned long flags;
  2137. int ret = 0;
  2138. u16 channel;
  2139. mutex_lock(&priv->mutex);
  2140. IWL_DEBUG_MAC80211("enter to channel %d\n", conf->channel->hw_value);
  2141. priv->current_ht_config.is_ht = conf_is_ht(conf);
  2142. if (conf->radio_enabled && iwl_radio_kill_sw_enable_radio(priv)) {
  2143. IWL_DEBUG_MAC80211("leave - RF-KILL - waiting for uCode\n");
  2144. goto out;
  2145. }
  2146. if (!conf->radio_enabled)
  2147. iwl_radio_kill_sw_disable_radio(priv);
  2148. if (!iwl_is_ready(priv)) {
  2149. IWL_DEBUG_MAC80211("leave - not ready\n");
  2150. ret = -EIO;
  2151. goto out;
  2152. }
  2153. if (unlikely(!priv->cfg->mod_params->disable_hw_scan &&
  2154. test_bit(STATUS_SCANNING, &priv->status))) {
  2155. IWL_DEBUG_MAC80211("leave - scanning\n");
  2156. mutex_unlock(&priv->mutex);
  2157. return 0;
  2158. }
  2159. channel = ieee80211_frequency_to_channel(conf->channel->center_freq);
  2160. ch_info = iwl_get_channel_info(priv, conf->channel->band, channel);
  2161. if (!is_channel_valid(ch_info)) {
  2162. IWL_DEBUG_MAC80211("leave - invalid channel\n");
  2163. ret = -EINVAL;
  2164. goto out;
  2165. }
  2166. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  2167. !is_channel_ibss(ch_info)) {
  2168. IWL_ERR(priv, "channel %d in band %d not IBSS channel\n",
  2169. conf->channel->hw_value, conf->channel->band);
  2170. ret = -EINVAL;
  2171. goto out;
  2172. }
  2173. spin_lock_irqsave(&priv->lock, flags);
  2174. /* if we are switching from ht to 2.4 clear flags
  2175. * from any ht related info since 2.4 does not
  2176. * support ht */
  2177. if ((le16_to_cpu(priv->staging_rxon.channel) != channel)
  2178. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  2179. && !(conf->flags & IEEE80211_CONF_CHANNEL_SWITCH)
  2180. #endif
  2181. )
  2182. priv->staging_rxon.flags = 0;
  2183. iwl_set_rxon_channel(priv, conf->channel);
  2184. iwl_set_flags_for_band(priv, conf->channel->band);
  2185. /* The list of supported rates and rate mask can be different
  2186. * for each band; since the band may have changed, reset
  2187. * the rate mask to what mac80211 lists */
  2188. iwl_set_rate(priv);
  2189. spin_unlock_irqrestore(&priv->lock, flags);
  2190. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  2191. if (conf->flags & IEEE80211_CONF_CHANNEL_SWITCH) {
  2192. iwl_hw_channel_switch(priv, conf->channel);
  2193. goto out;
  2194. }
  2195. #endif
  2196. if (!conf->radio_enabled) {
  2197. IWL_DEBUG_MAC80211("leave - radio disabled\n");
  2198. goto out;
  2199. }
  2200. if (iwl_is_rfkill(priv)) {
  2201. IWL_DEBUG_MAC80211("leave - RF kill\n");
  2202. ret = -EIO;
  2203. goto out;
  2204. }
  2205. if (conf->flags & IEEE80211_CONF_PS)
  2206. ret = iwl_power_set_user_mode(priv, IWL_POWER_INDEX_3);
  2207. else
  2208. ret = iwl_power_set_user_mode(priv, IWL_POWER_MODE_CAM);
  2209. if (ret)
  2210. IWL_DEBUG_MAC80211("Error setting power level\n");
  2211. IWL_DEBUG_MAC80211("TX Power old=%d new=%d\n",
  2212. priv->tx_power_user_lmt, conf->power_level);
  2213. iwl_set_tx_power(priv, conf->power_level, false);
  2214. iwl_set_rate(priv);
  2215. if (memcmp(&priv->active_rxon,
  2216. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  2217. iwl_commit_rxon(priv);
  2218. else
  2219. IWL_DEBUG_INFO("No re-sending same RXON configuration.\n");
  2220. IWL_DEBUG_MAC80211("leave\n");
  2221. out:
  2222. mutex_unlock(&priv->mutex);
  2223. return ret;
  2224. }
  2225. static void iwl_config_ap(struct iwl_priv *priv)
  2226. {
  2227. int ret = 0;
  2228. unsigned long flags;
  2229. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2230. return;
  2231. /* The following should be done only at AP bring up */
  2232. if (!iwl_is_associated(priv)) {
  2233. /* RXON - unassoc (to set timing command) */
  2234. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2235. iwl_commit_rxon(priv);
  2236. /* RXON Timing */
  2237. iwl_setup_rxon_timing(priv);
  2238. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2239. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2240. if (ret)
  2241. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2242. "Attempting to continue.\n");
  2243. iwl_set_rxon_chain(priv);
  2244. /* FIXME: what should be the assoc_id for AP? */
  2245. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2246. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2247. priv->staging_rxon.flags |=
  2248. RXON_FLG_SHORT_PREAMBLE_MSK;
  2249. else
  2250. priv->staging_rxon.flags &=
  2251. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2252. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2253. if (priv->assoc_capability &
  2254. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2255. priv->staging_rxon.flags |=
  2256. RXON_FLG_SHORT_SLOT_MSK;
  2257. else
  2258. priv->staging_rxon.flags &=
  2259. ~RXON_FLG_SHORT_SLOT_MSK;
  2260. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2261. priv->staging_rxon.flags &=
  2262. ~RXON_FLG_SHORT_SLOT_MSK;
  2263. }
  2264. /* restore RXON assoc */
  2265. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2266. iwl_commit_rxon(priv);
  2267. spin_lock_irqsave(&priv->lock, flags);
  2268. iwl_activate_qos(priv, 1);
  2269. spin_unlock_irqrestore(&priv->lock, flags);
  2270. iwl_rxon_add_station(priv, iwl_bcast_addr, 0);
  2271. }
  2272. iwl_send_beacon_cmd(priv);
  2273. /* FIXME - we need to add code here to detect a totally new
  2274. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2275. * clear sta table, add BCAST sta... */
  2276. }
  2277. static int iwl_mac_config_interface(struct ieee80211_hw *hw,
  2278. struct ieee80211_vif *vif,
  2279. struct ieee80211_if_conf *conf)
  2280. {
  2281. struct iwl_priv *priv = hw->priv;
  2282. int rc;
  2283. if (conf == NULL)
  2284. return -EIO;
  2285. if (priv->vif != vif) {
  2286. IWL_DEBUG_MAC80211("leave - priv->vif != vif\n");
  2287. return 0;
  2288. }
  2289. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  2290. conf->changed & IEEE80211_IFCC_BEACON) {
  2291. struct sk_buff *beacon = ieee80211_beacon_get(hw, vif);
  2292. if (!beacon)
  2293. return -ENOMEM;
  2294. mutex_lock(&priv->mutex);
  2295. rc = iwl_mac_beacon_update(hw, beacon);
  2296. mutex_unlock(&priv->mutex);
  2297. if (rc)
  2298. return rc;
  2299. }
  2300. if (!iwl_is_alive(priv))
  2301. return -EAGAIN;
  2302. mutex_lock(&priv->mutex);
  2303. if (conf->bssid)
  2304. IWL_DEBUG_MAC80211("bssid: %pM\n", conf->bssid);
  2305. /*
  2306. * very dubious code was here; the probe filtering flag is never set:
  2307. *
  2308. if (unlikely(test_bit(STATUS_SCANNING, &priv->status)) &&
  2309. !(priv->hw->flags & IEEE80211_HW_NO_PROBE_FILTERING)) {
  2310. */
  2311. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2312. if (!conf->bssid) {
  2313. conf->bssid = priv->mac_addr;
  2314. memcpy(priv->bssid, priv->mac_addr, ETH_ALEN);
  2315. IWL_DEBUG_MAC80211("bssid was set to: %pM\n",
  2316. conf->bssid);
  2317. }
  2318. if (priv->ibss_beacon)
  2319. dev_kfree_skb(priv->ibss_beacon);
  2320. priv->ibss_beacon = ieee80211_beacon_get(hw, vif);
  2321. }
  2322. if (iwl_is_rfkill(priv))
  2323. goto done;
  2324. if (conf->bssid && !is_zero_ether_addr(conf->bssid) &&
  2325. !is_multicast_ether_addr(conf->bssid)) {
  2326. /* If there is currently a HW scan going on in the background
  2327. * then we need to cancel it else the RXON below will fail. */
  2328. if (iwl_scan_cancel_timeout(priv, 100)) {
  2329. IWL_WARN(priv, "Aborted scan still in progress "
  2330. "after 100ms\n");
  2331. IWL_DEBUG_MAC80211("leaving - scan abort failed.\n");
  2332. mutex_unlock(&priv->mutex);
  2333. return -EAGAIN;
  2334. }
  2335. memcpy(priv->staging_rxon.bssid_addr, conf->bssid, ETH_ALEN);
  2336. /* TODO: Audit driver for usage of these members and see
  2337. * if mac80211 deprecates them (priv->bssid looks like it
  2338. * shouldn't be there, but I haven't scanned the IBSS code
  2339. * to verify) - jpk */
  2340. memcpy(priv->bssid, conf->bssid, ETH_ALEN);
  2341. if (priv->iw_mode == NL80211_IFTYPE_AP)
  2342. iwl_config_ap(priv);
  2343. else {
  2344. rc = iwl_commit_rxon(priv);
  2345. if ((priv->iw_mode == NL80211_IFTYPE_STATION) && rc)
  2346. iwl_rxon_add_station(
  2347. priv, priv->active_rxon.bssid_addr, 1);
  2348. }
  2349. } else {
  2350. iwl_scan_cancel_timeout(priv, 100);
  2351. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2352. iwl_commit_rxon(priv);
  2353. }
  2354. done:
  2355. IWL_DEBUG_MAC80211("leave\n");
  2356. mutex_unlock(&priv->mutex);
  2357. return 0;
  2358. }
  2359. static void iwl_configure_filter(struct ieee80211_hw *hw,
  2360. unsigned int changed_flags,
  2361. unsigned int *total_flags,
  2362. int mc_count, struct dev_addr_list *mc_list)
  2363. {
  2364. struct iwl_priv *priv = hw->priv;
  2365. __le32 *filter_flags = &priv->staging_rxon.filter_flags;
  2366. IWL_DEBUG_MAC80211("Enter: changed: 0x%x, total: 0x%x\n",
  2367. changed_flags, *total_flags);
  2368. if (changed_flags & (FIF_OTHER_BSS | FIF_PROMISC_IN_BSS)) {
  2369. if (*total_flags & (FIF_OTHER_BSS | FIF_PROMISC_IN_BSS))
  2370. *filter_flags |= RXON_FILTER_PROMISC_MSK;
  2371. else
  2372. *filter_flags &= ~RXON_FILTER_PROMISC_MSK;
  2373. }
  2374. if (changed_flags & FIF_ALLMULTI) {
  2375. if (*total_flags & FIF_ALLMULTI)
  2376. *filter_flags |= RXON_FILTER_ACCEPT_GRP_MSK;
  2377. else
  2378. *filter_flags &= ~RXON_FILTER_ACCEPT_GRP_MSK;
  2379. }
  2380. if (changed_flags & FIF_CONTROL) {
  2381. if (*total_flags & FIF_CONTROL)
  2382. *filter_flags |= RXON_FILTER_CTL2HOST_MSK;
  2383. else
  2384. *filter_flags &= ~RXON_FILTER_CTL2HOST_MSK;
  2385. }
  2386. if (changed_flags & FIF_BCN_PRBRESP_PROMISC) {
  2387. if (*total_flags & FIF_BCN_PRBRESP_PROMISC)
  2388. *filter_flags |= RXON_FILTER_BCON_AWARE_MSK;
  2389. else
  2390. *filter_flags &= ~RXON_FILTER_BCON_AWARE_MSK;
  2391. }
  2392. /* We avoid iwl_commit_rxon here to commit the new filter flags
  2393. * since mac80211 will call ieee80211_hw_config immediately.
  2394. * (mc_list is not supported at this time). Otherwise, we need to
  2395. * queue a background iwl_commit_rxon work.
  2396. */
  2397. *total_flags &= FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS |
  2398. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
  2399. }
  2400. static void iwl_mac_remove_interface(struct ieee80211_hw *hw,
  2401. struct ieee80211_if_init_conf *conf)
  2402. {
  2403. struct iwl_priv *priv = hw->priv;
  2404. IWL_DEBUG_MAC80211("enter\n");
  2405. mutex_lock(&priv->mutex);
  2406. if (iwl_is_ready_rf(priv)) {
  2407. iwl_scan_cancel_timeout(priv, 100);
  2408. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2409. iwl_commit_rxon(priv);
  2410. }
  2411. if (priv->vif == conf->vif) {
  2412. priv->vif = NULL;
  2413. memset(priv->bssid, 0, ETH_ALEN);
  2414. }
  2415. mutex_unlock(&priv->mutex);
  2416. IWL_DEBUG_MAC80211("leave\n");
  2417. }
  2418. #define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
  2419. static void iwl_bss_info_changed(struct ieee80211_hw *hw,
  2420. struct ieee80211_vif *vif,
  2421. struct ieee80211_bss_conf *bss_conf,
  2422. u32 changes)
  2423. {
  2424. struct iwl_priv *priv = hw->priv;
  2425. IWL_DEBUG_MAC80211("changes = 0x%X\n", changes);
  2426. if (changes & BSS_CHANGED_ERP_PREAMBLE) {
  2427. IWL_DEBUG_MAC80211("ERP_PREAMBLE %d\n",
  2428. bss_conf->use_short_preamble);
  2429. if (bss_conf->use_short_preamble)
  2430. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2431. else
  2432. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2433. }
  2434. if (changes & BSS_CHANGED_ERP_CTS_PROT) {
  2435. IWL_DEBUG_MAC80211("ERP_CTS %d\n", bss_conf->use_cts_prot);
  2436. if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
  2437. priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK;
  2438. else
  2439. priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
  2440. }
  2441. if (changes & BSS_CHANGED_HT) {
  2442. iwl_ht_conf(priv, bss_conf);
  2443. iwl_set_rxon_chain(priv);
  2444. }
  2445. if (changes & BSS_CHANGED_ASSOC) {
  2446. IWL_DEBUG_MAC80211("ASSOC %d\n", bss_conf->assoc);
  2447. /* This should never happen as this function should
  2448. * never be called from interrupt context. */
  2449. if (WARN_ON_ONCE(in_interrupt()))
  2450. return;
  2451. if (bss_conf->assoc) {
  2452. priv->assoc_id = bss_conf->aid;
  2453. priv->beacon_int = bss_conf->beacon_int;
  2454. priv->power_data.dtim_period = bss_conf->dtim_period;
  2455. priv->timestamp = bss_conf->timestamp;
  2456. priv->assoc_capability = bss_conf->assoc_capability;
  2457. /* we have just associated, don't start scan too early
  2458. * leave time for EAPOL exchange to complete
  2459. */
  2460. priv->next_scan_jiffies = jiffies +
  2461. IWL_DELAY_NEXT_SCAN_AFTER_ASSOC;
  2462. mutex_lock(&priv->mutex);
  2463. iwl_post_associate(priv);
  2464. mutex_unlock(&priv->mutex);
  2465. } else {
  2466. priv->assoc_id = 0;
  2467. IWL_DEBUG_MAC80211("DISASSOC %d\n", bss_conf->assoc);
  2468. }
  2469. } else if (changes && iwl_is_associated(priv) && priv->assoc_id) {
  2470. IWL_DEBUG_MAC80211("Associated Changes %d\n", changes);
  2471. iwl_send_rxon_assoc(priv);
  2472. }
  2473. }
  2474. static int iwl_mac_hw_scan(struct ieee80211_hw *hw, u8 *ssid, size_t ssid_len)
  2475. {
  2476. unsigned long flags;
  2477. struct iwl_priv *priv = hw->priv;
  2478. int ret;
  2479. IWL_DEBUG_MAC80211("enter\n");
  2480. mutex_lock(&priv->mutex);
  2481. spin_lock_irqsave(&priv->lock, flags);
  2482. if (!iwl_is_ready_rf(priv)) {
  2483. ret = -EIO;
  2484. IWL_DEBUG_MAC80211("leave - not ready or exit pending\n");
  2485. goto out_unlock;
  2486. }
  2487. /* We don't schedule scan within next_scan_jiffies period.
  2488. * Avoid scanning during possible EAPOL exchange, return
  2489. * success immediately.
  2490. */
  2491. if (priv->next_scan_jiffies &&
  2492. time_after(priv->next_scan_jiffies, jiffies)) {
  2493. IWL_DEBUG_SCAN("scan rejected: within next scan period\n");
  2494. queue_work(priv->workqueue, &priv->scan_completed);
  2495. ret = 0;
  2496. goto out_unlock;
  2497. }
  2498. /* if we just finished scan ask for delay */
  2499. if (iwl_is_associated(priv) && priv->last_scan_jiffies &&
  2500. time_after(priv->last_scan_jiffies + IWL_DELAY_NEXT_SCAN, jiffies)) {
  2501. IWL_DEBUG_SCAN("scan rejected: within previous scan period\n");
  2502. queue_work(priv->workqueue, &priv->scan_completed);
  2503. ret = 0;
  2504. goto out_unlock;
  2505. }
  2506. if (ssid_len) {
  2507. priv->one_direct_scan = 1;
  2508. priv->direct_ssid_len = min_t(u8, ssid_len, IW_ESSID_MAX_SIZE);
  2509. memcpy(priv->direct_ssid, ssid, priv->direct_ssid_len);
  2510. } else {
  2511. priv->one_direct_scan = 0;
  2512. }
  2513. ret = iwl_scan_initiate(priv);
  2514. IWL_DEBUG_MAC80211("leave\n");
  2515. out_unlock:
  2516. spin_unlock_irqrestore(&priv->lock, flags);
  2517. mutex_unlock(&priv->mutex);
  2518. return ret;
  2519. }
  2520. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2521. struct ieee80211_key_conf *keyconf, const u8 *addr,
  2522. u32 iv32, u16 *phase1key)
  2523. {
  2524. struct iwl_priv *priv = hw->priv;
  2525. IWL_DEBUG_MAC80211("enter\n");
  2526. iwl_update_tkip_key(priv, keyconf, addr, iv32, phase1key);
  2527. IWL_DEBUG_MAC80211("leave\n");
  2528. }
  2529. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2530. struct ieee80211_vif *vif,
  2531. struct ieee80211_sta *sta,
  2532. struct ieee80211_key_conf *key)
  2533. {
  2534. struct iwl_priv *priv = hw->priv;
  2535. const u8 *addr;
  2536. int ret;
  2537. u8 sta_id;
  2538. bool is_default_wep_key = false;
  2539. IWL_DEBUG_MAC80211("enter\n");
  2540. if (priv->hw_params.sw_crypto) {
  2541. IWL_DEBUG_MAC80211("leave - hwcrypto disabled\n");
  2542. return -EOPNOTSUPP;
  2543. }
  2544. addr = sta ? sta->addr : iwl_bcast_addr;
  2545. sta_id = iwl_find_station(priv, addr);
  2546. if (sta_id == IWL_INVALID_STATION) {
  2547. IWL_DEBUG_MAC80211("leave - %pM not in station map.\n",
  2548. addr);
  2549. return -EINVAL;
  2550. }
  2551. mutex_lock(&priv->mutex);
  2552. iwl_scan_cancel_timeout(priv, 100);
  2553. mutex_unlock(&priv->mutex);
  2554. /* If we are getting WEP group key and we didn't receive any key mapping
  2555. * so far, we are in legacy wep mode (group key only), otherwise we are
  2556. * in 1X mode.
  2557. * In legacy wep mode, we use another host command to the uCode */
  2558. if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
  2559. priv->iw_mode != NL80211_IFTYPE_AP) {
  2560. if (cmd == SET_KEY)
  2561. is_default_wep_key = !priv->key_mapping_key;
  2562. else
  2563. is_default_wep_key =
  2564. (key->hw_key_idx == HW_KEY_DEFAULT);
  2565. }
  2566. switch (cmd) {
  2567. case SET_KEY:
  2568. if (is_default_wep_key)
  2569. ret = iwl_set_default_wep_key(priv, key);
  2570. else
  2571. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2572. IWL_DEBUG_MAC80211("enable hwcrypto key\n");
  2573. break;
  2574. case DISABLE_KEY:
  2575. if (is_default_wep_key)
  2576. ret = iwl_remove_default_wep_key(priv, key);
  2577. else
  2578. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2579. IWL_DEBUG_MAC80211("disable hwcrypto key\n");
  2580. break;
  2581. default:
  2582. ret = -EINVAL;
  2583. }
  2584. IWL_DEBUG_MAC80211("leave\n");
  2585. return ret;
  2586. }
  2587. static int iwl_mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
  2588. const struct ieee80211_tx_queue_params *params)
  2589. {
  2590. struct iwl_priv *priv = hw->priv;
  2591. unsigned long flags;
  2592. int q;
  2593. IWL_DEBUG_MAC80211("enter\n");
  2594. if (!iwl_is_ready_rf(priv)) {
  2595. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  2596. return -EIO;
  2597. }
  2598. if (queue >= AC_NUM) {
  2599. IWL_DEBUG_MAC80211("leave - queue >= AC_NUM %d\n", queue);
  2600. return 0;
  2601. }
  2602. q = AC_NUM - 1 - queue;
  2603. spin_lock_irqsave(&priv->lock, flags);
  2604. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  2605. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  2606. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  2607. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  2608. cpu_to_le16((params->txop * 32));
  2609. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  2610. priv->qos_data.qos_active = 1;
  2611. if (priv->iw_mode == NL80211_IFTYPE_AP)
  2612. iwl_activate_qos(priv, 1);
  2613. else if (priv->assoc_id && iwl_is_associated(priv))
  2614. iwl_activate_qos(priv, 0);
  2615. spin_unlock_irqrestore(&priv->lock, flags);
  2616. IWL_DEBUG_MAC80211("leave\n");
  2617. return 0;
  2618. }
  2619. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2620. enum ieee80211_ampdu_mlme_action action,
  2621. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2622. {
  2623. struct iwl_priv *priv = hw->priv;
  2624. IWL_DEBUG_HT("A-MPDU action on addr %pM tid %d\n",
  2625. sta->addr, tid);
  2626. if (!(priv->cfg->sku & IWL_SKU_N))
  2627. return -EACCES;
  2628. switch (action) {
  2629. case IEEE80211_AMPDU_RX_START:
  2630. IWL_DEBUG_HT("start Rx\n");
  2631. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  2632. case IEEE80211_AMPDU_RX_STOP:
  2633. IWL_DEBUG_HT("stop Rx\n");
  2634. return iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  2635. case IEEE80211_AMPDU_TX_START:
  2636. IWL_DEBUG_HT("start Tx\n");
  2637. return iwl_tx_agg_start(priv, sta->addr, tid, ssn);
  2638. case IEEE80211_AMPDU_TX_STOP:
  2639. IWL_DEBUG_HT("stop Tx\n");
  2640. return iwl_tx_agg_stop(priv, sta->addr, tid);
  2641. default:
  2642. IWL_DEBUG_HT("unknown\n");
  2643. return -EINVAL;
  2644. break;
  2645. }
  2646. return 0;
  2647. }
  2648. static int iwl_mac_get_tx_stats(struct ieee80211_hw *hw,
  2649. struct ieee80211_tx_queue_stats *stats)
  2650. {
  2651. struct iwl_priv *priv = hw->priv;
  2652. int i, avail;
  2653. struct iwl_tx_queue *txq;
  2654. struct iwl_queue *q;
  2655. unsigned long flags;
  2656. IWL_DEBUG_MAC80211("enter\n");
  2657. if (!iwl_is_ready_rf(priv)) {
  2658. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  2659. return -EIO;
  2660. }
  2661. spin_lock_irqsave(&priv->lock, flags);
  2662. for (i = 0; i < AC_NUM; i++) {
  2663. txq = &priv->txq[i];
  2664. q = &txq->q;
  2665. avail = iwl_queue_space(q);
  2666. stats[i].len = q->n_window - avail;
  2667. stats[i].limit = q->n_window - q->high_mark;
  2668. stats[i].count = q->n_window;
  2669. }
  2670. spin_unlock_irqrestore(&priv->lock, flags);
  2671. IWL_DEBUG_MAC80211("leave\n");
  2672. return 0;
  2673. }
  2674. static int iwl_mac_get_stats(struct ieee80211_hw *hw,
  2675. struct ieee80211_low_level_stats *stats)
  2676. {
  2677. struct iwl_priv *priv = hw->priv;
  2678. priv = hw->priv;
  2679. IWL_DEBUG_MAC80211("enter\n");
  2680. IWL_DEBUG_MAC80211("leave\n");
  2681. return 0;
  2682. }
  2683. static void iwl_mac_reset_tsf(struct ieee80211_hw *hw)
  2684. {
  2685. struct iwl_priv *priv = hw->priv;
  2686. unsigned long flags;
  2687. mutex_lock(&priv->mutex);
  2688. IWL_DEBUG_MAC80211("enter\n");
  2689. spin_lock_irqsave(&priv->lock, flags);
  2690. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_info));
  2691. spin_unlock_irqrestore(&priv->lock, flags);
  2692. iwl_reset_qos(priv);
  2693. spin_lock_irqsave(&priv->lock, flags);
  2694. priv->assoc_id = 0;
  2695. priv->assoc_capability = 0;
  2696. priv->assoc_station_added = 0;
  2697. /* new association get rid of ibss beacon skb */
  2698. if (priv->ibss_beacon)
  2699. dev_kfree_skb(priv->ibss_beacon);
  2700. priv->ibss_beacon = NULL;
  2701. priv->beacon_int = priv->hw->conf.beacon_int;
  2702. priv->timestamp = 0;
  2703. if ((priv->iw_mode == NL80211_IFTYPE_STATION))
  2704. priv->beacon_int = 0;
  2705. spin_unlock_irqrestore(&priv->lock, flags);
  2706. if (!iwl_is_ready_rf(priv)) {
  2707. IWL_DEBUG_MAC80211("leave - not ready\n");
  2708. mutex_unlock(&priv->mutex);
  2709. return;
  2710. }
  2711. /* we are restarting association process
  2712. * clear RXON_FILTER_ASSOC_MSK bit
  2713. */
  2714. if (priv->iw_mode != NL80211_IFTYPE_AP) {
  2715. iwl_scan_cancel_timeout(priv, 100);
  2716. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2717. iwl_commit_rxon(priv);
  2718. }
  2719. iwl_power_update_mode(priv, 0);
  2720. /* Per mac80211.h: This is only used in IBSS mode... */
  2721. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2722. /* switch to CAM during association period.
  2723. * the ucode will block any association/authentication
  2724. * frome during assiciation period if it can not hear
  2725. * the AP because of PM. the timer enable PM back is
  2726. * association do not complete
  2727. */
  2728. if (priv->hw->conf.channel->flags & (IEEE80211_CHAN_PASSIVE_SCAN |
  2729. IEEE80211_CHAN_RADAR))
  2730. iwl_power_disable_management(priv, 3000);
  2731. IWL_DEBUG_MAC80211("leave - not in IBSS\n");
  2732. mutex_unlock(&priv->mutex);
  2733. return;
  2734. }
  2735. iwl_set_rate(priv);
  2736. mutex_unlock(&priv->mutex);
  2737. IWL_DEBUG_MAC80211("leave\n");
  2738. }
  2739. static int iwl_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb)
  2740. {
  2741. struct iwl_priv *priv = hw->priv;
  2742. unsigned long flags;
  2743. __le64 timestamp;
  2744. IWL_DEBUG_MAC80211("enter\n");
  2745. if (!iwl_is_ready_rf(priv)) {
  2746. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  2747. return -EIO;
  2748. }
  2749. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2750. IWL_DEBUG_MAC80211("leave - not IBSS\n");
  2751. return -EIO;
  2752. }
  2753. spin_lock_irqsave(&priv->lock, flags);
  2754. if (priv->ibss_beacon)
  2755. dev_kfree_skb(priv->ibss_beacon);
  2756. priv->ibss_beacon = skb;
  2757. priv->assoc_id = 0;
  2758. timestamp = ((struct ieee80211_mgmt *)skb->data)->u.beacon.timestamp;
  2759. priv->timestamp = le64_to_cpu(timestamp);
  2760. IWL_DEBUG_MAC80211("leave\n");
  2761. spin_unlock_irqrestore(&priv->lock, flags);
  2762. iwl_reset_qos(priv);
  2763. iwl_post_associate(priv);
  2764. return 0;
  2765. }
  2766. /*****************************************************************************
  2767. *
  2768. * sysfs attributes
  2769. *
  2770. *****************************************************************************/
  2771. #ifdef CONFIG_IWLWIFI_DEBUG
  2772. /*
  2773. * The following adds a new attribute to the sysfs representation
  2774. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  2775. * used for controlling the debug level.
  2776. *
  2777. * See the level definitions in iwl for details.
  2778. */
  2779. static ssize_t show_debug_level(struct device *d,
  2780. struct device_attribute *attr, char *buf)
  2781. {
  2782. struct iwl_priv *priv = d->driver_data;
  2783. return sprintf(buf, "0x%08X\n", priv->debug_level);
  2784. }
  2785. static ssize_t store_debug_level(struct device *d,
  2786. struct device_attribute *attr,
  2787. const char *buf, size_t count)
  2788. {
  2789. struct iwl_priv *priv = d->driver_data;
  2790. unsigned long val;
  2791. int ret;
  2792. ret = strict_strtoul(buf, 0, &val);
  2793. if (ret)
  2794. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  2795. else
  2796. priv->debug_level = val;
  2797. return strnlen(buf, count);
  2798. }
  2799. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2800. show_debug_level, store_debug_level);
  2801. #endif /* CONFIG_IWLWIFI_DEBUG */
  2802. static ssize_t show_version(struct device *d,
  2803. struct device_attribute *attr, char *buf)
  2804. {
  2805. struct iwl_priv *priv = d->driver_data;
  2806. struct iwl_alive_resp *palive = &priv->card_alive;
  2807. ssize_t pos = 0;
  2808. u16 eeprom_ver;
  2809. if (palive->is_valid)
  2810. pos += sprintf(buf + pos,
  2811. "fw version: 0x%01X.0x%01X.0x%01X.0x%01X\n"
  2812. "fw type: 0x%01X 0x%01X\n",
  2813. palive->ucode_major, palive->ucode_minor,
  2814. palive->sw_rev[0], palive->sw_rev[1],
  2815. palive->ver_type, palive->ver_subtype);
  2816. else
  2817. pos += sprintf(buf + pos, "fw not loaded\n");
  2818. if (priv->eeprom) {
  2819. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  2820. pos += sprintf(buf + pos, "EEPROM version: 0x%x\n",
  2821. eeprom_ver);
  2822. } else {
  2823. pos += sprintf(buf + pos, "EEPROM not initialzed\n");
  2824. }
  2825. return pos;
  2826. }
  2827. static DEVICE_ATTR(version, S_IWUSR | S_IRUGO, show_version, NULL);
  2828. static ssize_t show_temperature(struct device *d,
  2829. struct device_attribute *attr, char *buf)
  2830. {
  2831. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2832. if (!iwl_is_alive(priv))
  2833. return -EAGAIN;
  2834. return sprintf(buf, "%d\n", priv->temperature);
  2835. }
  2836. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2837. static ssize_t show_tx_power(struct device *d,
  2838. struct device_attribute *attr, char *buf)
  2839. {
  2840. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2841. if (!iwl_is_ready_rf(priv))
  2842. return sprintf(buf, "off\n");
  2843. else
  2844. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2845. }
  2846. static ssize_t store_tx_power(struct device *d,
  2847. struct device_attribute *attr,
  2848. const char *buf, size_t count)
  2849. {
  2850. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2851. unsigned long val;
  2852. int ret;
  2853. ret = strict_strtoul(buf, 10, &val);
  2854. if (ret)
  2855. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  2856. else
  2857. iwl_set_tx_power(priv, val, false);
  2858. return count;
  2859. }
  2860. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2861. static ssize_t show_flags(struct device *d,
  2862. struct device_attribute *attr, char *buf)
  2863. {
  2864. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2865. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2866. }
  2867. static ssize_t store_flags(struct device *d,
  2868. struct device_attribute *attr,
  2869. const char *buf, size_t count)
  2870. {
  2871. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2872. unsigned long val;
  2873. u32 flags;
  2874. int ret = strict_strtoul(buf, 0, &val);
  2875. if (ret)
  2876. return ret;
  2877. flags = (u32)val;
  2878. mutex_lock(&priv->mutex);
  2879. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2880. /* Cancel any currently running scans... */
  2881. if (iwl_scan_cancel_timeout(priv, 100))
  2882. IWL_WARN(priv, "Could not cancel scan.\n");
  2883. else {
  2884. IWL_DEBUG_INFO("Commit rxon.flags = 0x%04X\n", flags);
  2885. priv->staging_rxon.flags = cpu_to_le32(flags);
  2886. iwl_commit_rxon(priv);
  2887. }
  2888. }
  2889. mutex_unlock(&priv->mutex);
  2890. return count;
  2891. }
  2892. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2893. static ssize_t show_filter_flags(struct device *d,
  2894. struct device_attribute *attr, char *buf)
  2895. {
  2896. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2897. return sprintf(buf, "0x%04X\n",
  2898. le32_to_cpu(priv->active_rxon.filter_flags));
  2899. }
  2900. static ssize_t store_filter_flags(struct device *d,
  2901. struct device_attribute *attr,
  2902. const char *buf, size_t count)
  2903. {
  2904. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2905. unsigned long val;
  2906. u32 filter_flags;
  2907. int ret = strict_strtoul(buf, 0, &val);
  2908. if (ret)
  2909. return ret;
  2910. filter_flags = (u32)val;
  2911. mutex_lock(&priv->mutex);
  2912. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2913. /* Cancel any currently running scans... */
  2914. if (iwl_scan_cancel_timeout(priv, 100))
  2915. IWL_WARN(priv, "Could not cancel scan.\n");
  2916. else {
  2917. IWL_DEBUG_INFO("Committing rxon.filter_flags = "
  2918. "0x%04X\n", filter_flags);
  2919. priv->staging_rxon.filter_flags =
  2920. cpu_to_le32(filter_flags);
  2921. iwl_commit_rxon(priv);
  2922. }
  2923. }
  2924. mutex_unlock(&priv->mutex);
  2925. return count;
  2926. }
  2927. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2928. store_filter_flags);
  2929. static ssize_t store_power_level(struct device *d,
  2930. struct device_attribute *attr,
  2931. const char *buf, size_t count)
  2932. {
  2933. struct iwl_priv *priv = dev_get_drvdata(d);
  2934. int ret;
  2935. unsigned long mode;
  2936. mutex_lock(&priv->mutex);
  2937. if (!iwl_is_ready(priv)) {
  2938. ret = -EAGAIN;
  2939. goto out;
  2940. }
  2941. ret = strict_strtoul(buf, 10, &mode);
  2942. if (ret)
  2943. goto out;
  2944. ret = iwl_power_set_user_mode(priv, mode);
  2945. if (ret) {
  2946. IWL_DEBUG_MAC80211("failed setting power mode.\n");
  2947. goto out;
  2948. }
  2949. ret = count;
  2950. out:
  2951. mutex_unlock(&priv->mutex);
  2952. return ret;
  2953. }
  2954. static ssize_t show_power_level(struct device *d,
  2955. struct device_attribute *attr, char *buf)
  2956. {
  2957. struct iwl_priv *priv = dev_get_drvdata(d);
  2958. int mode = priv->power_data.user_power_setting;
  2959. int system = priv->power_data.system_power_setting;
  2960. int level = priv->power_data.power_mode;
  2961. char *p = buf;
  2962. switch (system) {
  2963. case IWL_POWER_SYS_AUTO:
  2964. p += sprintf(p, "SYSTEM:auto");
  2965. break;
  2966. case IWL_POWER_SYS_AC:
  2967. p += sprintf(p, "SYSTEM:ac");
  2968. break;
  2969. case IWL_POWER_SYS_BATTERY:
  2970. p += sprintf(p, "SYSTEM:battery");
  2971. break;
  2972. }
  2973. p += sprintf(p, "\tMODE:%s", (mode < IWL_POWER_AUTO) ?
  2974. "fixed" : "auto");
  2975. p += sprintf(p, "\tINDEX:%d", level);
  2976. p += sprintf(p, "\n");
  2977. return p - buf + 1;
  2978. }
  2979. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
  2980. store_power_level);
  2981. static ssize_t show_statistics(struct device *d,
  2982. struct device_attribute *attr, char *buf)
  2983. {
  2984. struct iwl_priv *priv = dev_get_drvdata(d);
  2985. u32 size = sizeof(struct iwl_notif_statistics);
  2986. u32 len = 0, ofs = 0;
  2987. u8 *data = (u8 *)&priv->statistics;
  2988. int rc = 0;
  2989. if (!iwl_is_alive(priv))
  2990. return -EAGAIN;
  2991. mutex_lock(&priv->mutex);
  2992. rc = iwl_send_statistics_request(priv, 0);
  2993. mutex_unlock(&priv->mutex);
  2994. if (rc) {
  2995. len = sprintf(buf,
  2996. "Error sending statistics request: 0x%08X\n", rc);
  2997. return len;
  2998. }
  2999. while (size && (PAGE_SIZE - len)) {
  3000. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3001. PAGE_SIZE - len, 1);
  3002. len = strlen(buf);
  3003. if (PAGE_SIZE - len)
  3004. buf[len++] = '\n';
  3005. ofs += 16;
  3006. size -= min(size, 16U);
  3007. }
  3008. return len;
  3009. }
  3010. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  3011. /*****************************************************************************
  3012. *
  3013. * driver setup and teardown
  3014. *
  3015. *****************************************************************************/
  3016. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  3017. {
  3018. priv->workqueue = create_workqueue(DRV_NAME);
  3019. init_waitqueue_head(&priv->wait_command_queue);
  3020. INIT_WORK(&priv->up, iwl_bg_up);
  3021. INIT_WORK(&priv->restart, iwl_bg_restart);
  3022. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  3023. INIT_WORK(&priv->rf_kill, iwl_bg_rf_kill);
  3024. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  3025. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  3026. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  3027. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  3028. iwl_setup_scan_deferred_work(priv);
  3029. iwl_setup_power_deferred_work(priv);
  3030. if (priv->cfg->ops->lib->setup_deferred_work)
  3031. priv->cfg->ops->lib->setup_deferred_work(priv);
  3032. init_timer(&priv->statistics_periodic);
  3033. priv->statistics_periodic.data = (unsigned long)priv;
  3034. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  3035. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  3036. iwl_irq_tasklet, (unsigned long)priv);
  3037. }
  3038. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  3039. {
  3040. if (priv->cfg->ops->lib->cancel_deferred_work)
  3041. priv->cfg->ops->lib->cancel_deferred_work(priv);
  3042. cancel_delayed_work_sync(&priv->init_alive_start);
  3043. cancel_delayed_work(&priv->scan_check);
  3044. cancel_delayed_work_sync(&priv->set_power_save);
  3045. cancel_delayed_work(&priv->alive_start);
  3046. cancel_work_sync(&priv->beacon_update);
  3047. del_timer_sync(&priv->statistics_periodic);
  3048. }
  3049. static struct attribute *iwl_sysfs_entries[] = {
  3050. &dev_attr_flags.attr,
  3051. &dev_attr_filter_flags.attr,
  3052. &dev_attr_power_level.attr,
  3053. &dev_attr_statistics.attr,
  3054. &dev_attr_temperature.attr,
  3055. &dev_attr_tx_power.attr,
  3056. #ifdef CONFIG_IWLWIFI_DEBUG
  3057. &dev_attr_debug_level.attr,
  3058. #endif
  3059. &dev_attr_version.attr,
  3060. NULL
  3061. };
  3062. static struct attribute_group iwl_attribute_group = {
  3063. .name = NULL, /* put in device directory */
  3064. .attrs = iwl_sysfs_entries,
  3065. };
  3066. static struct ieee80211_ops iwl_hw_ops = {
  3067. .tx = iwl_mac_tx,
  3068. .start = iwl_mac_start,
  3069. .stop = iwl_mac_stop,
  3070. .add_interface = iwl_mac_add_interface,
  3071. .remove_interface = iwl_mac_remove_interface,
  3072. .config = iwl_mac_config,
  3073. .config_interface = iwl_mac_config_interface,
  3074. .configure_filter = iwl_configure_filter,
  3075. .set_key = iwl_mac_set_key,
  3076. .update_tkip_key = iwl_mac_update_tkip_key,
  3077. .get_stats = iwl_mac_get_stats,
  3078. .get_tx_stats = iwl_mac_get_tx_stats,
  3079. .conf_tx = iwl_mac_conf_tx,
  3080. .reset_tsf = iwl_mac_reset_tsf,
  3081. .bss_info_changed = iwl_bss_info_changed,
  3082. .ampdu_action = iwl_mac_ampdu_action,
  3083. .hw_scan = iwl_mac_hw_scan
  3084. };
  3085. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3086. {
  3087. int err = 0;
  3088. struct iwl_priv *priv;
  3089. struct ieee80211_hw *hw;
  3090. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3091. unsigned long flags;
  3092. u16 pci_cmd;
  3093. /************************
  3094. * 1. Allocating HW data
  3095. ************************/
  3096. /* Disabling hardware scan means that mac80211 will perform scans
  3097. * "the hard way", rather than using device's scan. */
  3098. if (cfg->mod_params->disable_hw_scan) {
  3099. if (cfg->mod_params->debug & IWL_DL_INFO)
  3100. dev_printk(KERN_DEBUG, &(pdev->dev),
  3101. "Disabling hw_scan\n");
  3102. iwl_hw_ops.hw_scan = NULL;
  3103. }
  3104. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  3105. if (!hw) {
  3106. err = -ENOMEM;
  3107. goto out;
  3108. }
  3109. priv = hw->priv;
  3110. /* At this point both hw and priv are allocated. */
  3111. SET_IEEE80211_DEV(hw, &pdev->dev);
  3112. IWL_DEBUG_INFO("*** LOAD DRIVER ***\n");
  3113. priv->cfg = cfg;
  3114. priv->pci_dev = pdev;
  3115. #ifdef CONFIG_IWLWIFI_DEBUG
  3116. priv->debug_level = priv->cfg->mod_params->debug;
  3117. atomic_set(&priv->restrict_refcnt, 0);
  3118. #endif
  3119. /**************************
  3120. * 2. Initializing PCI bus
  3121. **************************/
  3122. if (pci_enable_device(pdev)) {
  3123. err = -ENODEV;
  3124. goto out_ieee80211_free_hw;
  3125. }
  3126. pci_set_master(pdev);
  3127. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  3128. if (!err)
  3129. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  3130. if (err) {
  3131. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3132. if (!err)
  3133. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3134. /* both attempts failed: */
  3135. if (err) {
  3136. IWL_WARN(priv, "No suitable DMA available.\n");
  3137. goto out_pci_disable_device;
  3138. }
  3139. }
  3140. err = pci_request_regions(pdev, DRV_NAME);
  3141. if (err)
  3142. goto out_pci_disable_device;
  3143. pci_set_drvdata(pdev, priv);
  3144. /***********************
  3145. * 3. Read REV register
  3146. ***********************/
  3147. priv->hw_base = pci_iomap(pdev, 0, 0);
  3148. if (!priv->hw_base) {
  3149. err = -ENODEV;
  3150. goto out_pci_release_regions;
  3151. }
  3152. IWL_DEBUG_INFO("pci_resource_len = 0x%08llx\n",
  3153. (unsigned long long) pci_resource_len(pdev, 0));
  3154. IWL_DEBUG_INFO("pci_resource_base = %p\n", priv->hw_base);
  3155. iwl_hw_detect(priv);
  3156. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s REV=0x%X\n",
  3157. priv->cfg->name, priv->hw_rev);
  3158. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3159. * PCI Tx retries from interfering with C3 CPU state */
  3160. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  3161. /* amp init */
  3162. err = priv->cfg->ops->lib->apm_ops.init(priv);
  3163. if (err < 0) {
  3164. IWL_DEBUG_INFO("Failed to init APMG\n");
  3165. goto out_iounmap;
  3166. }
  3167. /*****************
  3168. * 4. Read EEPROM
  3169. *****************/
  3170. /* Read the EEPROM */
  3171. err = iwl_eeprom_init(priv);
  3172. if (err) {
  3173. IWL_ERR(priv, "Unable to init EEPROM\n");
  3174. goto out_iounmap;
  3175. }
  3176. err = iwl_eeprom_check_version(priv);
  3177. if (err)
  3178. goto out_iounmap;
  3179. /* extract MAC Address */
  3180. iwl_eeprom_get_mac(priv, priv->mac_addr);
  3181. IWL_DEBUG_INFO("MAC address: %pM\n", priv->mac_addr);
  3182. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3183. /************************
  3184. * 5. Setup HW constants
  3185. ************************/
  3186. if (iwl_set_hw_params(priv)) {
  3187. IWL_ERR(priv, "failed to set hw parameters\n");
  3188. goto out_free_eeprom;
  3189. }
  3190. /*******************
  3191. * 6. Setup priv
  3192. *******************/
  3193. err = iwl_init_drv(priv);
  3194. if (err)
  3195. goto out_free_eeprom;
  3196. /* At this point both hw and priv are initialized. */
  3197. /**********************************
  3198. * 7. Initialize module parameters
  3199. **********************************/
  3200. /* Disable radio (SW RF KILL) via parameter when loading driver */
  3201. if (priv->cfg->mod_params->disable) {
  3202. set_bit(STATUS_RF_KILL_SW, &priv->status);
  3203. IWL_DEBUG_INFO("Radio disabled.\n");
  3204. }
  3205. /********************
  3206. * 8. Setup services
  3207. ********************/
  3208. spin_lock_irqsave(&priv->lock, flags);
  3209. iwl_disable_interrupts(priv);
  3210. spin_unlock_irqrestore(&priv->lock, flags);
  3211. pci_enable_msi(priv->pci_dev);
  3212. err = request_irq(priv->pci_dev->irq, iwl_isr, IRQF_SHARED,
  3213. DRV_NAME, priv);
  3214. if (err) {
  3215. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3216. goto out_disable_msi;
  3217. }
  3218. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  3219. if (err) {
  3220. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3221. goto out_uninit_drv;
  3222. }
  3223. iwl_setup_deferred_work(priv);
  3224. iwl_setup_rx_handlers(priv);
  3225. /**********************************
  3226. * 9. Setup and register mac80211
  3227. **********************************/
  3228. /* enable interrupts if needed: hw bug w/a */
  3229. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  3230. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  3231. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  3232. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  3233. }
  3234. iwl_enable_interrupts(priv);
  3235. err = iwl_setup_mac(priv);
  3236. if (err)
  3237. goto out_remove_sysfs;
  3238. err = iwl_dbgfs_register(priv, DRV_NAME);
  3239. if (err)
  3240. IWL_ERR(priv, "failed to create debugfs files\n");
  3241. /* If platform's RF_KILL switch is NOT set to KILL */
  3242. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  3243. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3244. else
  3245. set_bit(STATUS_RF_KILL_HW, &priv->status);
  3246. err = iwl_rfkill_init(priv);
  3247. if (err)
  3248. IWL_ERR(priv, "Unable to initialize RFKILL system. "
  3249. "Ignoring error: %d\n", err);
  3250. else
  3251. iwl_rfkill_set_hw_state(priv);
  3252. iwl_power_initialize(priv);
  3253. return 0;
  3254. out_remove_sysfs:
  3255. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3256. out_disable_msi:
  3257. pci_disable_msi(priv->pci_dev);
  3258. pci_disable_device(priv->pci_dev);
  3259. out_uninit_drv:
  3260. iwl_uninit_drv(priv);
  3261. out_free_eeprom:
  3262. iwl_eeprom_free(priv);
  3263. out_iounmap:
  3264. pci_iounmap(pdev, priv->hw_base);
  3265. out_pci_release_regions:
  3266. pci_release_regions(pdev);
  3267. pci_set_drvdata(pdev, NULL);
  3268. out_pci_disable_device:
  3269. pci_disable_device(pdev);
  3270. out_ieee80211_free_hw:
  3271. ieee80211_free_hw(priv->hw);
  3272. out:
  3273. return err;
  3274. }
  3275. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  3276. {
  3277. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3278. unsigned long flags;
  3279. if (!priv)
  3280. return;
  3281. IWL_DEBUG_INFO("*** UNLOAD DRIVER ***\n");
  3282. iwl_dbgfs_unregister(priv);
  3283. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3284. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  3285. * to be called and iwl_down since we are removing the device
  3286. * we need to set STATUS_EXIT_PENDING bit.
  3287. */
  3288. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3289. if (priv->mac80211_registered) {
  3290. ieee80211_unregister_hw(priv->hw);
  3291. priv->mac80211_registered = 0;
  3292. } else {
  3293. iwl_down(priv);
  3294. }
  3295. /* make sure we flush any pending irq or
  3296. * tasklet for the driver
  3297. */
  3298. spin_lock_irqsave(&priv->lock, flags);
  3299. iwl_disable_interrupts(priv);
  3300. spin_unlock_irqrestore(&priv->lock, flags);
  3301. iwl_synchronize_irq(priv);
  3302. iwl_rfkill_unregister(priv);
  3303. iwl_dealloc_ucode_pci(priv);
  3304. if (priv->rxq.bd)
  3305. iwl_rx_queue_free(priv, &priv->rxq);
  3306. iwl_hw_txq_ctx_free(priv);
  3307. iwl_clear_stations_table(priv);
  3308. iwl_eeprom_free(priv);
  3309. /*netif_stop_queue(dev); */
  3310. flush_workqueue(priv->workqueue);
  3311. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3312. * priv->workqueue... so we can't take down the workqueue
  3313. * until now... */
  3314. destroy_workqueue(priv->workqueue);
  3315. priv->workqueue = NULL;
  3316. free_irq(priv->pci_dev->irq, priv);
  3317. pci_disable_msi(priv->pci_dev);
  3318. pci_iounmap(pdev, priv->hw_base);
  3319. pci_release_regions(pdev);
  3320. pci_disable_device(pdev);
  3321. pci_set_drvdata(pdev, NULL);
  3322. iwl_uninit_drv(priv);
  3323. if (priv->ibss_beacon)
  3324. dev_kfree_skb(priv->ibss_beacon);
  3325. ieee80211_free_hw(priv->hw);
  3326. }
  3327. #ifdef CONFIG_PM
  3328. static int iwl_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  3329. {
  3330. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3331. if (priv->is_open) {
  3332. set_bit(STATUS_IN_SUSPEND, &priv->status);
  3333. iwl_mac_stop(priv->hw);
  3334. priv->is_open = 1;
  3335. }
  3336. pci_save_state(pdev);
  3337. pci_disable_device(pdev);
  3338. pci_set_power_state(pdev, PCI_D3hot);
  3339. return 0;
  3340. }
  3341. static int iwl_pci_resume(struct pci_dev *pdev)
  3342. {
  3343. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3344. pci_set_power_state(pdev, PCI_D0);
  3345. pci_enable_device(pdev);
  3346. pci_restore_state(pdev);
  3347. iwl_enable_interrupts(priv);
  3348. if (priv->is_open)
  3349. iwl_mac_start(priv->hw);
  3350. clear_bit(STATUS_IN_SUSPEND, &priv->status);
  3351. return 0;
  3352. }
  3353. #endif /* CONFIG_PM */
  3354. /*****************************************************************************
  3355. *
  3356. * driver and module entry point
  3357. *
  3358. *****************************************************************************/
  3359. /* Hardware specific file defines the PCI IDs table for that hardware module */
  3360. static struct pci_device_id iwl_hw_card_ids[] = {
  3361. #ifdef CONFIG_IWL4965
  3362. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  3363. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  3364. #endif /* CONFIG_IWL4965 */
  3365. #ifdef CONFIG_IWL5000
  3366. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bg_cfg)},
  3367. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bg_cfg)},
  3368. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)},
  3369. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)},
  3370. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)},
  3371. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)},
  3372. {IWL_PCI_DEVICE(0x4232, PCI_ANY_ID, iwl5100_agn_cfg)},
  3373. {IWL_PCI_DEVICE(0x4235, PCI_ANY_ID, iwl5300_agn_cfg)},
  3374. {IWL_PCI_DEVICE(0x4236, PCI_ANY_ID, iwl5300_agn_cfg)},
  3375. {IWL_PCI_DEVICE(0x4237, PCI_ANY_ID, iwl5100_agn_cfg)},
  3376. /* 5350 WiFi/WiMax */
  3377. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)},
  3378. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)},
  3379. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)},
  3380. /* 5150 Wifi/WiMax */
  3381. {IWL_PCI_DEVICE(0x423C, PCI_ANY_ID, iwl5150_agn_cfg)},
  3382. {IWL_PCI_DEVICE(0x423D, PCI_ANY_ID, iwl5150_agn_cfg)},
  3383. /* 6000/6050 Series */
  3384. {IWL_PCI_DEVICE(0x0082, 0x1102, iwl6000_2ag_cfg)},
  3385. {IWL_PCI_DEVICE(0x0085, 0x1112, iwl6000_2ag_cfg)},
  3386. {IWL_PCI_DEVICE(0x0082, 0x1122, iwl6000_2ag_cfg)},
  3387. {IWL_PCI_DEVICE(0x422B, PCI_ANY_ID, iwl6000_3agn_cfg)},
  3388. {IWL_PCI_DEVICE(0x4238, PCI_ANY_ID, iwl6000_3agn_cfg)},
  3389. {IWL_PCI_DEVICE(0x0082, PCI_ANY_ID, iwl6000_2agn_cfg)},
  3390. {IWL_PCI_DEVICE(0x0085, PCI_ANY_ID, iwl6000_3agn_cfg)},
  3391. {IWL_PCI_DEVICE(0x0086, PCI_ANY_ID, iwl6050_3agn_cfg)},
  3392. {IWL_PCI_DEVICE(0x0087, PCI_ANY_ID, iwl6050_2agn_cfg)},
  3393. {IWL_PCI_DEVICE(0x0088, PCI_ANY_ID, iwl6050_3agn_cfg)},
  3394. {IWL_PCI_DEVICE(0x0089, PCI_ANY_ID, iwl6050_2agn_cfg)},
  3395. #endif /* CONFIG_IWL5000 */
  3396. {0}
  3397. };
  3398. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  3399. static struct pci_driver iwl_driver = {
  3400. .name = DRV_NAME,
  3401. .id_table = iwl_hw_card_ids,
  3402. .probe = iwl_pci_probe,
  3403. .remove = __devexit_p(iwl_pci_remove),
  3404. #ifdef CONFIG_PM
  3405. .suspend = iwl_pci_suspend,
  3406. .resume = iwl_pci_resume,
  3407. #endif
  3408. };
  3409. static int __init iwl_init(void)
  3410. {
  3411. int ret;
  3412. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3413. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3414. ret = iwlagn_rate_control_register();
  3415. if (ret) {
  3416. printk(KERN_ERR DRV_NAME
  3417. "Unable to register rate control algorithm: %d\n", ret);
  3418. return ret;
  3419. }
  3420. ret = pci_register_driver(&iwl_driver);
  3421. if (ret) {
  3422. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3423. goto error_register;
  3424. }
  3425. return ret;
  3426. error_register:
  3427. iwlagn_rate_control_unregister();
  3428. return ret;
  3429. }
  3430. static void __exit iwl_exit(void)
  3431. {
  3432. pci_unregister_driver(&iwl_driver);
  3433. iwlagn_rate_control_unregister();
  3434. }
  3435. module_exit(iwl_exit);
  3436. module_init(iwl_init);