serial_sci.h 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140
  1. #ifndef __LINUX_SERIAL_SCI_H
  2. #define __LINUX_SERIAL_SCI_H
  3. #include <linux/serial_core.h>
  4. #include <linux/sh_dma.h>
  5. /*
  6. * Generic header for SuperH SCI(F) (used by sh/sh64/h8300 and related parts)
  7. */
  8. #define SCIx_NOT_SUPPORTED (-1)
  9. enum {
  10. SCBRR_ALGO_1, /* ((clk + 16 * bps) / (16 * bps) - 1) */
  11. SCBRR_ALGO_2, /* ((clk + 16 * bps) / (32 * bps) - 1) */
  12. SCBRR_ALGO_3, /* (((clk * 2) + 16 * bps) / (16 * bps) - 1) */
  13. SCBRR_ALGO_4, /* (((clk * 2) + 16 * bps) / (32 * bps) - 1) */
  14. SCBRR_ALGO_5, /* (((clk * 1000 / 32) / bps) - 1) */
  15. };
  16. #define SCSCR_TIE (1 << 7)
  17. #define SCSCR_RIE (1 << 6)
  18. #define SCSCR_TE (1 << 5)
  19. #define SCSCR_RE (1 << 4)
  20. #define SCSCR_REIE (1 << 3) /* not supported by all parts */
  21. #define SCSCR_TOIE (1 << 2) /* not supported by all parts */
  22. #define SCSCR_CKE1 (1 << 1)
  23. #define SCSCR_CKE0 (1 << 0)
  24. /* SCxSR SCI */
  25. #define SCI_TDRE 0x80
  26. #define SCI_RDRF 0x40
  27. #define SCI_ORER 0x20
  28. #define SCI_FER 0x10
  29. #define SCI_PER 0x08
  30. #define SCI_TEND 0x04
  31. #define SCI_DEFAULT_ERROR_MASK (SCI_PER | SCI_FER)
  32. /* SCxSR SCIF */
  33. #define SCIF_ER 0x0080
  34. #define SCIF_TEND 0x0040
  35. #define SCIF_TDFE 0x0020
  36. #define SCIF_BRK 0x0010
  37. #define SCIF_FER 0x0008
  38. #define SCIF_PER 0x0004
  39. #define SCIF_RDF 0x0002
  40. #define SCIF_DR 0x0001
  41. #define SCIF_DEFAULT_ERROR_MASK (SCIF_PER | SCIF_FER | SCIF_ER | SCIF_BRK)
  42. /* Offsets into the sci_port->irqs array */
  43. enum {
  44. SCIx_ERI_IRQ,
  45. SCIx_RXI_IRQ,
  46. SCIx_TXI_IRQ,
  47. SCIx_BRI_IRQ,
  48. SCIx_NR_IRQS,
  49. SCIx_MUX_IRQ = SCIx_NR_IRQS, /* special case */
  50. };
  51. enum {
  52. SCIx_PROBE_REGTYPE,
  53. SCIx_SCI_REGTYPE,
  54. SCIx_IRDA_REGTYPE,
  55. SCIx_SCIFA_REGTYPE,
  56. SCIx_SCIFB_REGTYPE,
  57. SCIx_SH3_SCIF_REGTYPE,
  58. SCIx_SH4_SCIF_REGTYPE,
  59. SCIx_SH4_SCIF_NO_SCSPTR_REGTYPE,
  60. SCIx_SH4_SCIF_FIFODATA_REGTYPE,
  61. SCIx_SH7705_SCIF_REGTYPE,
  62. SCIx_NR_REGTYPES,
  63. };
  64. #define SCIx_IRQ_MUXED(irq) \
  65. { \
  66. [SCIx_ERI_IRQ] = (irq), \
  67. [SCIx_RXI_IRQ] = (irq), \
  68. [SCIx_TXI_IRQ] = (irq), \
  69. [SCIx_BRI_IRQ] = (irq), \
  70. }
  71. #define SCIx_IRQ_IS_MUXED(port) \
  72. ((port)->cfg->irqs[SCIx_ERI_IRQ] == \
  73. (port)->cfg->irqs[SCIx_RXI_IRQ]) || \
  74. ((port)->cfg->irqs[SCIx_ERI_IRQ] && \
  75. !(port)->cfg->irqs[SCIx_RXI_IRQ])
  76. /*
  77. * SCI register subset common for all port types.
  78. * Not all registers will exist on all parts.
  79. */
  80. enum {
  81. SCSMR, SCBRR, SCSCR, SCxSR,
  82. SCFCR, SCFDR, SCxTDR, SCxRDR,
  83. SCLSR, SCTFDR, SCRFDR, SCSPTR,
  84. SCIx_NR_REGS,
  85. };
  86. struct device;
  87. struct plat_sci_port_ops {
  88. void (*init_pins)(struct uart_port *, unsigned int cflag);
  89. };
  90. /*
  91. * Platform device specific platform_data struct
  92. */
  93. struct plat_sci_port {
  94. unsigned long mapbase; /* resource base */
  95. unsigned int irqs[SCIx_NR_IRQS]; /* ERI, RXI, TXI, BRI */
  96. unsigned int type; /* SCI / SCIF / IRDA */
  97. upf_t flags; /* UPF_* flags */
  98. unsigned int scbrr_algo_id; /* SCBRR calculation algo */
  99. unsigned int scscr; /* SCSCR initialization */
  100. /*
  101. * Platform overrides if necessary, defaults otherwise.
  102. */
  103. int overrun_bit;
  104. unsigned int error_mask;
  105. int port_reg;
  106. unsigned char regshift;
  107. unsigned char regtype;
  108. struct plat_sci_port_ops *ops;
  109. struct device *dma_dev;
  110. unsigned int dma_slave_tx;
  111. unsigned int dma_slave_rx;
  112. };
  113. #endif /* __LINUX_SERIAL_SCI_H */