vf610-clock.txt 663 B

1234567891011121314151617181920212223242526
  1. * Clock bindings for Freescale Vybrid VF610 SOC
  2. Required properties:
  3. - compatible: Should be "fsl,vf610-ccm"
  4. - reg: Address and length of the register set
  5. - #clock-cells: Should be <1>
  6. The clock consumer should specify the desired clock by having the clock
  7. ID in its "clocks" phandle cell. See include/dt-bindings/clock/vf610-clock.h
  8. for the full list of VF610 clock IDs.
  9. Examples:
  10. clks: ccm@4006b000 {
  11. compatible = "fsl,vf610-ccm";
  12. reg = <0x4006b000 0x1000>;
  13. #clock-cells = <1>;
  14. };
  15. uart1: serial@40028000 {
  16. compatible = "fsl,vf610-uart";
  17. reg = <0x40028000 0x1000>;
  18. interrupts = <0 62 0x04>;
  19. clocks = <&clks VF610_CLK_UART1>;
  20. clock-names = "ipg";
  21. };