iwl-agn.c 117 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/slab.h>
  34. #include <linux/dma-mapping.h>
  35. #include <linux/delay.h>
  36. #include <linux/sched.h>
  37. #include <linux/skbuff.h>
  38. #include <linux/netdevice.h>
  39. #include <linux/wireless.h>
  40. #include <linux/firmware.h>
  41. #include <linux/etherdevice.h>
  42. #include <linux/if_arp.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #define DRV_NAME "iwlagn"
  46. #include "iwl-eeprom.h"
  47. #include "iwl-dev.h"
  48. #include "iwl-core.h"
  49. #include "iwl-io.h"
  50. #include "iwl-helpers.h"
  51. #include "iwl-sta.h"
  52. #include "iwl-calib.h"
  53. #include "iwl-agn.h"
  54. /******************************************************************************
  55. *
  56. * module boiler plate
  57. *
  58. ******************************************************************************/
  59. /*
  60. * module name, copyright, version, etc.
  61. */
  62. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  63. #ifdef CONFIG_IWLWIFI_DEBUG
  64. #define VD "d"
  65. #else
  66. #define VD
  67. #endif
  68. #define DRV_VERSION IWLWIFI_VERSION VD
  69. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  70. MODULE_VERSION(DRV_VERSION);
  71. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  72. MODULE_LICENSE("GPL");
  73. MODULE_ALIAS("iwl4965");
  74. /**
  75. * iwl_commit_rxon - commit staging_rxon to hardware
  76. *
  77. * The RXON command in staging_rxon is committed to the hardware and
  78. * the active_rxon structure is updated with the new data. This
  79. * function correctly transitions out of the RXON_ASSOC_MSK state if
  80. * a HW tune is required based on the RXON structure changes.
  81. */
  82. int iwl_commit_rxon(struct iwl_priv *priv)
  83. {
  84. /* cast away the const for active_rxon in this function */
  85. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  86. int ret;
  87. bool new_assoc =
  88. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  89. if (!iwl_is_alive(priv))
  90. return -EBUSY;
  91. /* always get timestamp with Rx frame */
  92. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  93. ret = iwl_check_rxon_cmd(priv);
  94. if (ret) {
  95. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  96. return -EINVAL;
  97. }
  98. /*
  99. * receive commit_rxon request
  100. * abort any previous channel switch if still in process
  101. */
  102. if (priv->switch_rxon.switch_in_progress &&
  103. (priv->switch_rxon.channel != priv->staging_rxon.channel)) {
  104. IWL_DEBUG_11H(priv, "abort channel switch on %d\n",
  105. le16_to_cpu(priv->switch_rxon.channel));
  106. priv->switch_rxon.switch_in_progress = false;
  107. }
  108. /* If we don't need to send a full RXON, we can use
  109. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  110. * and other flags for the current radio configuration. */
  111. if (!iwl_full_rxon_required(priv)) {
  112. ret = iwl_send_rxon_assoc(priv);
  113. if (ret) {
  114. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  115. return ret;
  116. }
  117. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  118. iwl_print_rx_config_cmd(priv);
  119. return 0;
  120. }
  121. /* If we are currently associated and the new config requires
  122. * an RXON_ASSOC and the new config wants the associated mask enabled,
  123. * we must clear the associated from the active configuration
  124. * before we apply the new config */
  125. if (iwl_is_associated(priv) && new_assoc) {
  126. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  127. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  128. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  129. sizeof(struct iwl_rxon_cmd),
  130. &priv->active_rxon);
  131. /* If the mask clearing failed then we set
  132. * active_rxon back to what it was previously */
  133. if (ret) {
  134. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  135. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  136. return ret;
  137. }
  138. iwl_clear_ucode_stations(priv);
  139. iwl_restore_stations(priv);
  140. ret = iwl_restore_default_wep_keys(priv);
  141. if (ret) {
  142. IWL_ERR(priv, "Failed to restore WEP keys (%d)\n", ret);
  143. return ret;
  144. }
  145. }
  146. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  147. "* with%s RXON_FILTER_ASSOC_MSK\n"
  148. "* channel = %d\n"
  149. "* bssid = %pM\n",
  150. (new_assoc ? "" : "out"),
  151. le16_to_cpu(priv->staging_rxon.channel),
  152. priv->staging_rxon.bssid_addr);
  153. iwl_set_rxon_hwcrypto(priv, !priv->cfg->mod_params->sw_crypto);
  154. /* Apply the new configuration
  155. * RXON unassoc clears the station table in uCode so restoration of
  156. * stations is needed after it (the RXON command) completes
  157. */
  158. if (!new_assoc) {
  159. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  160. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  161. if (ret) {
  162. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  163. return ret;
  164. }
  165. IWL_DEBUG_INFO(priv, "Return from !new_assoc RXON.\n");
  166. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  167. iwl_clear_ucode_stations(priv);
  168. iwl_restore_stations(priv);
  169. ret = iwl_restore_default_wep_keys(priv);
  170. if (ret) {
  171. IWL_ERR(priv, "Failed to restore WEP keys (%d)\n", ret);
  172. return ret;
  173. }
  174. }
  175. priv->start_calib = 0;
  176. if (new_assoc) {
  177. /*
  178. * allow CTS-to-self if possible for new association.
  179. * this is relevant only for 5000 series and up,
  180. * but will not damage 4965
  181. */
  182. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  183. /* Apply the new configuration
  184. * RXON assoc doesn't clear the station table in uCode,
  185. */
  186. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  187. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  188. if (ret) {
  189. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  190. return ret;
  191. }
  192. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  193. }
  194. iwl_print_rx_config_cmd(priv);
  195. iwl_init_sensitivity(priv);
  196. /* If we issue a new RXON command which required a tune then we must
  197. * send a new TXPOWER command or we won't be able to Tx any frames */
  198. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  199. if (ret) {
  200. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  201. return ret;
  202. }
  203. return 0;
  204. }
  205. void iwl_update_chain_flags(struct iwl_priv *priv)
  206. {
  207. if (priv->cfg->ops->hcmd->set_rxon_chain)
  208. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  209. iwlcore_commit_rxon(priv);
  210. }
  211. static void iwl_clear_free_frames(struct iwl_priv *priv)
  212. {
  213. struct list_head *element;
  214. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  215. priv->frames_count);
  216. while (!list_empty(&priv->free_frames)) {
  217. element = priv->free_frames.next;
  218. list_del(element);
  219. kfree(list_entry(element, struct iwl_frame, list));
  220. priv->frames_count--;
  221. }
  222. if (priv->frames_count) {
  223. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  224. priv->frames_count);
  225. priv->frames_count = 0;
  226. }
  227. }
  228. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  229. {
  230. struct iwl_frame *frame;
  231. struct list_head *element;
  232. if (list_empty(&priv->free_frames)) {
  233. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  234. if (!frame) {
  235. IWL_ERR(priv, "Could not allocate frame!\n");
  236. return NULL;
  237. }
  238. priv->frames_count++;
  239. return frame;
  240. }
  241. element = priv->free_frames.next;
  242. list_del(element);
  243. return list_entry(element, struct iwl_frame, list);
  244. }
  245. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  246. {
  247. memset(frame, 0, sizeof(*frame));
  248. list_add(&frame->list, &priv->free_frames);
  249. }
  250. static u32 iwl_fill_beacon_frame(struct iwl_priv *priv,
  251. struct ieee80211_hdr *hdr,
  252. int left)
  253. {
  254. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  255. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  256. (priv->iw_mode != NL80211_IFTYPE_AP)))
  257. return 0;
  258. if (priv->ibss_beacon->len > left)
  259. return 0;
  260. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  261. return priv->ibss_beacon->len;
  262. }
  263. /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */
  264. static void iwl_set_beacon_tim(struct iwl_priv *priv,
  265. struct iwl_tx_beacon_cmd *tx_beacon_cmd,
  266. u8 *beacon, u32 frame_size)
  267. {
  268. u16 tim_idx;
  269. struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon;
  270. /*
  271. * The index is relative to frame start but we start looking at the
  272. * variable-length part of the beacon.
  273. */
  274. tim_idx = mgmt->u.beacon.variable - beacon;
  275. /* Parse variable-length elements of beacon to find WLAN_EID_TIM */
  276. while ((tim_idx < (frame_size - 2)) &&
  277. (beacon[tim_idx] != WLAN_EID_TIM))
  278. tim_idx += beacon[tim_idx+1] + 2;
  279. /* If TIM field was found, set variables */
  280. if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) {
  281. tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx);
  282. tx_beacon_cmd->tim_size = beacon[tim_idx+1];
  283. } else
  284. IWL_WARN(priv, "Unable to find TIM Element in beacon\n");
  285. }
  286. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  287. struct iwl_frame *frame)
  288. {
  289. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  290. u32 frame_size;
  291. u32 rate_flags;
  292. u32 rate;
  293. /*
  294. * We have to set up the TX command, the TX Beacon command, and the
  295. * beacon contents.
  296. */
  297. /* Initialize memory */
  298. tx_beacon_cmd = &frame->u.beacon;
  299. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  300. /* Set up TX beacon contents */
  301. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  302. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  303. if (WARN_ON_ONCE(frame_size > MAX_MPDU_SIZE))
  304. return 0;
  305. /* Set up TX command fields */
  306. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  307. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  308. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  309. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  310. TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK;
  311. /* Set up TX beacon command fields */
  312. iwl_set_beacon_tim(priv, tx_beacon_cmd, (u8 *)tx_beacon_cmd->frame,
  313. frame_size);
  314. /* Set up packet rate and flags */
  315. rate = iwl_rate_get_lowest_plcp(priv);
  316. priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant);
  317. rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant);
  318. if ((rate >= IWL_FIRST_CCK_RATE) && (rate <= IWL_LAST_CCK_RATE))
  319. rate_flags |= RATE_MCS_CCK_MSK;
  320. tx_beacon_cmd->tx.rate_n_flags = iwl_hw_set_rate_n_flags(rate,
  321. rate_flags);
  322. return sizeof(*tx_beacon_cmd) + frame_size;
  323. }
  324. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  325. {
  326. struct iwl_frame *frame;
  327. unsigned int frame_size;
  328. int rc;
  329. frame = iwl_get_free_frame(priv);
  330. if (!frame) {
  331. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  332. "command.\n");
  333. return -ENOMEM;
  334. }
  335. frame_size = iwl_hw_get_beacon_cmd(priv, frame);
  336. if (!frame_size) {
  337. IWL_ERR(priv, "Error configuring the beacon command\n");
  338. iwl_free_frame(priv, frame);
  339. return -EINVAL;
  340. }
  341. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  342. &frame->u.cmd[0]);
  343. iwl_free_frame(priv, frame);
  344. return rc;
  345. }
  346. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  347. {
  348. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  349. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  350. if (sizeof(dma_addr_t) > sizeof(u32))
  351. addr |=
  352. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  353. return addr;
  354. }
  355. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  356. {
  357. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  358. return le16_to_cpu(tb->hi_n_len) >> 4;
  359. }
  360. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  361. dma_addr_t addr, u16 len)
  362. {
  363. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  364. u16 hi_n_len = len << 4;
  365. put_unaligned_le32(addr, &tb->lo);
  366. if (sizeof(dma_addr_t) > sizeof(u32))
  367. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  368. tb->hi_n_len = cpu_to_le16(hi_n_len);
  369. tfd->num_tbs = idx + 1;
  370. }
  371. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  372. {
  373. return tfd->num_tbs & 0x1f;
  374. }
  375. /**
  376. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  377. * @priv - driver private data
  378. * @txq - tx queue
  379. *
  380. * Does NOT advance any TFD circular buffer read/write indexes
  381. * Does NOT free the TFD itself (which is within circular buffer)
  382. */
  383. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  384. {
  385. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  386. struct iwl_tfd *tfd;
  387. struct pci_dev *dev = priv->pci_dev;
  388. int index = txq->q.read_ptr;
  389. int i;
  390. int num_tbs;
  391. tfd = &tfd_tmp[index];
  392. /* Sanity check on number of chunks */
  393. num_tbs = iwl_tfd_get_num_tbs(tfd);
  394. if (num_tbs >= IWL_NUM_OF_TBS) {
  395. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  396. /* @todo issue fatal error, it is quite serious situation */
  397. return;
  398. }
  399. /* Unmap tx_cmd */
  400. if (num_tbs)
  401. pci_unmap_single(dev,
  402. pci_unmap_addr(&txq->meta[index], mapping),
  403. pci_unmap_len(&txq->meta[index], len),
  404. PCI_DMA_BIDIRECTIONAL);
  405. /* Unmap chunks, if any. */
  406. for (i = 1; i < num_tbs; i++) {
  407. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  408. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  409. if (txq->txb) {
  410. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  411. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  412. }
  413. }
  414. }
  415. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  416. struct iwl_tx_queue *txq,
  417. dma_addr_t addr, u16 len,
  418. u8 reset, u8 pad)
  419. {
  420. struct iwl_queue *q;
  421. struct iwl_tfd *tfd, *tfd_tmp;
  422. u32 num_tbs;
  423. q = &txq->q;
  424. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  425. tfd = &tfd_tmp[q->write_ptr];
  426. if (reset)
  427. memset(tfd, 0, sizeof(*tfd));
  428. num_tbs = iwl_tfd_get_num_tbs(tfd);
  429. /* Each TFD can point to a maximum 20 Tx buffers */
  430. if (num_tbs >= IWL_NUM_OF_TBS) {
  431. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  432. IWL_NUM_OF_TBS);
  433. return -EINVAL;
  434. }
  435. BUG_ON(addr & ~DMA_BIT_MASK(36));
  436. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  437. IWL_ERR(priv, "Unaligned address = %llx\n",
  438. (unsigned long long)addr);
  439. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  440. return 0;
  441. }
  442. /*
  443. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  444. * given Tx queue, and enable the DMA channel used for that queue.
  445. *
  446. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  447. * channels supported in hardware.
  448. */
  449. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  450. struct iwl_tx_queue *txq)
  451. {
  452. int txq_id = txq->q.id;
  453. /* Circular buffer (TFD queue in DRAM) physical base address */
  454. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  455. txq->q.dma_addr >> 8);
  456. return 0;
  457. }
  458. /******************************************************************************
  459. *
  460. * Generic RX handler implementations
  461. *
  462. ******************************************************************************/
  463. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  464. struct iwl_rx_mem_buffer *rxb)
  465. {
  466. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  467. struct iwl_alive_resp *palive;
  468. struct delayed_work *pwork;
  469. palive = &pkt->u.alive_frame;
  470. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  471. "0x%01X 0x%01X\n",
  472. palive->is_valid, palive->ver_type,
  473. palive->ver_subtype);
  474. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  475. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  476. memcpy(&priv->card_alive_init,
  477. &pkt->u.alive_frame,
  478. sizeof(struct iwl_init_alive_resp));
  479. pwork = &priv->init_alive_start;
  480. } else {
  481. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  482. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  483. sizeof(struct iwl_alive_resp));
  484. pwork = &priv->alive_start;
  485. }
  486. /* We delay the ALIVE response by 5ms to
  487. * give the HW RF Kill time to activate... */
  488. if (palive->is_valid == UCODE_VALID_OK)
  489. queue_delayed_work(priv->workqueue, pwork,
  490. msecs_to_jiffies(5));
  491. else
  492. IWL_WARN(priv, "uCode did not respond OK.\n");
  493. }
  494. static void iwl_bg_beacon_update(struct work_struct *work)
  495. {
  496. struct iwl_priv *priv =
  497. container_of(work, struct iwl_priv, beacon_update);
  498. struct sk_buff *beacon;
  499. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  500. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  501. if (!beacon) {
  502. IWL_ERR(priv, "update beacon failed\n");
  503. return;
  504. }
  505. mutex_lock(&priv->mutex);
  506. /* new beacon skb is allocated every time; dispose previous.*/
  507. if (priv->ibss_beacon)
  508. dev_kfree_skb(priv->ibss_beacon);
  509. priv->ibss_beacon = beacon;
  510. mutex_unlock(&priv->mutex);
  511. iwl_send_beacon_cmd(priv);
  512. }
  513. /**
  514. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  515. *
  516. * This callback is provided in order to send a statistics request.
  517. *
  518. * This timer function is continually reset to execute within
  519. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  520. * was received. We need to ensure we receive the statistics in order
  521. * to update the temperature used for calibrating the TXPOWER.
  522. */
  523. static void iwl_bg_statistics_periodic(unsigned long data)
  524. {
  525. struct iwl_priv *priv = (struct iwl_priv *)data;
  526. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  527. return;
  528. /* dont send host command if rf-kill is on */
  529. if (!iwl_is_ready_rf(priv))
  530. return;
  531. iwl_send_statistics_request(priv, CMD_ASYNC, false);
  532. }
  533. static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base,
  534. u32 start_idx, u32 num_events,
  535. u32 mode)
  536. {
  537. u32 i;
  538. u32 ptr; /* SRAM byte address of log data */
  539. u32 ev, time, data; /* event log data */
  540. unsigned long reg_flags;
  541. if (mode == 0)
  542. ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32));
  543. else
  544. ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32));
  545. /* Make sure device is powered up for SRAM reads */
  546. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  547. if (iwl_grab_nic_access(priv)) {
  548. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  549. return;
  550. }
  551. /* Set starting address; reads will auto-increment */
  552. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  553. rmb();
  554. /*
  555. * "time" is actually "data" for mode 0 (no timestamp).
  556. * place event id # at far right for easier visual parsing.
  557. */
  558. for (i = 0; i < num_events; i++) {
  559. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  560. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  561. if (mode == 0) {
  562. trace_iwlwifi_dev_ucode_cont_event(priv,
  563. 0, time, ev);
  564. } else {
  565. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  566. trace_iwlwifi_dev_ucode_cont_event(priv,
  567. time, data, ev);
  568. }
  569. }
  570. /* Allow device to power down */
  571. iwl_release_nic_access(priv);
  572. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  573. }
  574. static void iwl_continuous_event_trace(struct iwl_priv *priv)
  575. {
  576. u32 capacity; /* event log capacity in # entries */
  577. u32 base; /* SRAM byte address of event log header */
  578. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  579. u32 num_wraps; /* # times uCode wrapped to top of log */
  580. u32 next_entry; /* index of next entry to be written by uCode */
  581. if (priv->ucode_type == UCODE_INIT)
  582. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  583. else
  584. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  585. if (priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  586. capacity = iwl_read_targ_mem(priv, base);
  587. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  588. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  589. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  590. } else
  591. return;
  592. if (num_wraps == priv->event_log.num_wraps) {
  593. iwl_print_cont_event_trace(priv,
  594. base, priv->event_log.next_entry,
  595. next_entry - priv->event_log.next_entry,
  596. mode);
  597. priv->event_log.non_wraps_count++;
  598. } else {
  599. if ((num_wraps - priv->event_log.num_wraps) > 1)
  600. priv->event_log.wraps_more_count++;
  601. else
  602. priv->event_log.wraps_once_count++;
  603. trace_iwlwifi_dev_ucode_wrap_event(priv,
  604. num_wraps - priv->event_log.num_wraps,
  605. next_entry, priv->event_log.next_entry);
  606. if (next_entry < priv->event_log.next_entry) {
  607. iwl_print_cont_event_trace(priv, base,
  608. priv->event_log.next_entry,
  609. capacity - priv->event_log.next_entry,
  610. mode);
  611. iwl_print_cont_event_trace(priv, base, 0,
  612. next_entry, mode);
  613. } else {
  614. iwl_print_cont_event_trace(priv, base,
  615. next_entry, capacity - next_entry,
  616. mode);
  617. iwl_print_cont_event_trace(priv, base, 0,
  618. next_entry, mode);
  619. }
  620. }
  621. priv->event_log.num_wraps = num_wraps;
  622. priv->event_log.next_entry = next_entry;
  623. }
  624. /**
  625. * iwl_bg_ucode_trace - Timer callback to log ucode event
  626. *
  627. * The timer is continually set to execute every
  628. * UCODE_TRACE_PERIOD milliseconds after the last timer expired
  629. * this function is to perform continuous uCode event logging operation
  630. * if enabled
  631. */
  632. static void iwl_bg_ucode_trace(unsigned long data)
  633. {
  634. struct iwl_priv *priv = (struct iwl_priv *)data;
  635. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  636. return;
  637. if (priv->event_log.ucode_trace) {
  638. iwl_continuous_event_trace(priv);
  639. /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */
  640. mod_timer(&priv->ucode_trace,
  641. jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD));
  642. }
  643. }
  644. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  645. struct iwl_rx_mem_buffer *rxb)
  646. {
  647. #ifdef CONFIG_IWLWIFI_DEBUG
  648. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  649. struct iwl4965_beacon_notif *beacon =
  650. (struct iwl4965_beacon_notif *)pkt->u.raw;
  651. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  652. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  653. "tsf %d %d rate %d\n",
  654. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  655. beacon->beacon_notify_hdr.failure_frame,
  656. le32_to_cpu(beacon->ibss_mgr_status),
  657. le32_to_cpu(beacon->high_tsf),
  658. le32_to_cpu(beacon->low_tsf), rate);
  659. #endif
  660. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  661. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  662. queue_work(priv->workqueue, &priv->beacon_update);
  663. }
  664. /* Handle notification from uCode that card's power state is changing
  665. * due to software, hardware, or critical temperature RFKILL */
  666. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  667. struct iwl_rx_mem_buffer *rxb)
  668. {
  669. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  670. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  671. unsigned long status = priv->status;
  672. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s CT:%s\n",
  673. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  674. (flags & SW_CARD_DISABLED) ? "Kill" : "On",
  675. (flags & CT_CARD_DISABLED) ?
  676. "Reached" : "Not reached");
  677. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  678. CT_CARD_DISABLED)) {
  679. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  680. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  681. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  682. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  683. if (!(flags & RXON_CARD_DISABLED)) {
  684. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  685. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  686. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  687. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  688. }
  689. if (flags & CT_CARD_DISABLED)
  690. iwl_tt_enter_ct_kill(priv);
  691. }
  692. if (!(flags & CT_CARD_DISABLED))
  693. iwl_tt_exit_ct_kill(priv);
  694. if (flags & HW_CARD_DISABLED)
  695. set_bit(STATUS_RF_KILL_HW, &priv->status);
  696. else
  697. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  698. if (!(flags & RXON_CARD_DISABLED))
  699. iwl_scan_cancel(priv);
  700. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  701. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  702. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  703. test_bit(STATUS_RF_KILL_HW, &priv->status));
  704. else
  705. wake_up_interruptible(&priv->wait_command_queue);
  706. }
  707. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  708. {
  709. if (src == IWL_PWR_SRC_VAUX) {
  710. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  711. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  712. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  713. ~APMG_PS_CTRL_MSK_PWR_SRC);
  714. } else {
  715. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  716. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  717. ~APMG_PS_CTRL_MSK_PWR_SRC);
  718. }
  719. return 0;
  720. }
  721. /**
  722. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  723. *
  724. * Setup the RX handlers for each of the reply types sent from the uCode
  725. * to the host.
  726. *
  727. * This function chains into the hardware specific files for them to setup
  728. * any hardware specific handlers as well.
  729. */
  730. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  731. {
  732. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  733. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  734. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  735. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  736. iwl_rx_spectrum_measure_notif;
  737. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  738. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  739. iwl_rx_pm_debug_statistics_notif;
  740. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  741. /*
  742. * The same handler is used for both the REPLY to a discrete
  743. * statistics request from the host as well as for the periodic
  744. * statistics notifications (after received beacons) from the uCode.
  745. */
  746. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_reply_statistics;
  747. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  748. iwl_setup_rx_scan_handlers(priv);
  749. /* status change handler */
  750. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  751. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  752. iwl_rx_missed_beacon_notif;
  753. /* Rx handlers */
  754. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwlagn_rx_reply_rx_phy;
  755. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwlagn_rx_reply_rx;
  756. /* block ack */
  757. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwlagn_rx_reply_compressed_ba;
  758. /* Set up hardware specific Rx handlers */
  759. priv->cfg->ops->lib->rx_handler_setup(priv);
  760. }
  761. /**
  762. * iwl_rx_handle - Main entry function for receiving responses from uCode
  763. *
  764. * Uses the priv->rx_handlers callback function array to invoke
  765. * the appropriate handlers, including command responses,
  766. * frame-received notifications, and other notifications.
  767. */
  768. void iwl_rx_handle(struct iwl_priv *priv)
  769. {
  770. struct iwl_rx_mem_buffer *rxb;
  771. struct iwl_rx_packet *pkt;
  772. struct iwl_rx_queue *rxq = &priv->rxq;
  773. u32 r, i;
  774. int reclaim;
  775. unsigned long flags;
  776. u8 fill_rx = 0;
  777. u32 count = 8;
  778. int total_empty;
  779. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  780. * buffer that the driver may process (last buffer filled by ucode). */
  781. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  782. i = rxq->read;
  783. /* Rx interrupt, but nothing sent from uCode */
  784. if (i == r)
  785. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  786. /* calculate total frames need to be restock after handling RX */
  787. total_empty = r - rxq->write_actual;
  788. if (total_empty < 0)
  789. total_empty += RX_QUEUE_SIZE;
  790. if (total_empty > (RX_QUEUE_SIZE / 2))
  791. fill_rx = 1;
  792. while (i != r) {
  793. rxb = rxq->queue[i];
  794. /* If an RXB doesn't have a Rx queue slot associated with it,
  795. * then a bug has been introduced in the queue refilling
  796. * routines -- catch it here */
  797. BUG_ON(rxb == NULL);
  798. rxq->queue[i] = NULL;
  799. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  800. PAGE_SIZE << priv->hw_params.rx_page_order,
  801. PCI_DMA_FROMDEVICE);
  802. pkt = rxb_addr(rxb);
  803. trace_iwlwifi_dev_rx(priv, pkt,
  804. le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
  805. /* Reclaim a command buffer only if this packet is a response
  806. * to a (driver-originated) command.
  807. * If the packet (e.g. Rx frame) originated from uCode,
  808. * there is no command buffer to reclaim.
  809. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  810. * but apparently a few don't get set; catch them here. */
  811. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  812. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  813. (pkt->hdr.cmd != REPLY_RX) &&
  814. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  815. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  816. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  817. (pkt->hdr.cmd != REPLY_TX);
  818. /* Based on type of command response or notification,
  819. * handle those that need handling via function in
  820. * rx_handlers table. See iwl_setup_rx_handlers() */
  821. if (priv->rx_handlers[pkt->hdr.cmd]) {
  822. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  823. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  824. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  825. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  826. } else {
  827. /* No handling needed */
  828. IWL_DEBUG_RX(priv,
  829. "r %d i %d No handler needed for %s, 0x%02x\n",
  830. r, i, get_cmd_string(pkt->hdr.cmd),
  831. pkt->hdr.cmd);
  832. }
  833. /*
  834. * XXX: After here, we should always check rxb->page
  835. * against NULL before touching it or its virtual
  836. * memory (pkt). Because some rx_handler might have
  837. * already taken or freed the pages.
  838. */
  839. if (reclaim) {
  840. /* Invoke any callbacks, transfer the buffer to caller,
  841. * and fire off the (possibly) blocking iwl_send_cmd()
  842. * as we reclaim the driver command queue */
  843. if (rxb->page)
  844. iwl_tx_cmd_complete(priv, rxb);
  845. else
  846. IWL_WARN(priv, "Claim null rxb?\n");
  847. }
  848. /* Reuse the page if possible. For notification packets and
  849. * SKBs that fail to Rx correctly, add them back into the
  850. * rx_free list for reuse later. */
  851. spin_lock_irqsave(&rxq->lock, flags);
  852. if (rxb->page != NULL) {
  853. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  854. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  855. PCI_DMA_FROMDEVICE);
  856. list_add_tail(&rxb->list, &rxq->rx_free);
  857. rxq->free_count++;
  858. } else
  859. list_add_tail(&rxb->list, &rxq->rx_used);
  860. spin_unlock_irqrestore(&rxq->lock, flags);
  861. i = (i + 1) & RX_QUEUE_MASK;
  862. /* If there are a lot of unused frames,
  863. * restock the Rx queue so ucode wont assert. */
  864. if (fill_rx) {
  865. count++;
  866. if (count >= 8) {
  867. rxq->read = i;
  868. iwlagn_rx_replenish_now(priv);
  869. count = 0;
  870. }
  871. }
  872. }
  873. /* Backtrack one entry */
  874. rxq->read = i;
  875. if (fill_rx)
  876. iwlagn_rx_replenish_now(priv);
  877. else
  878. iwlagn_rx_queue_restock(priv);
  879. }
  880. /* call this function to flush any scheduled tasklet */
  881. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  882. {
  883. /* wait to make sure we flush pending tasklet*/
  884. synchronize_irq(priv->pci_dev->irq);
  885. tasklet_kill(&priv->irq_tasklet);
  886. }
  887. static void iwl_irq_tasklet_legacy(struct iwl_priv *priv)
  888. {
  889. u32 inta, handled = 0;
  890. u32 inta_fh;
  891. unsigned long flags;
  892. u32 i;
  893. #ifdef CONFIG_IWLWIFI_DEBUG
  894. u32 inta_mask;
  895. #endif
  896. spin_lock_irqsave(&priv->lock, flags);
  897. /* Ack/clear/reset pending uCode interrupts.
  898. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  899. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  900. inta = iwl_read32(priv, CSR_INT);
  901. iwl_write32(priv, CSR_INT, inta);
  902. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  903. * Any new interrupts that happen after this, either while we're
  904. * in this tasklet, or later, will show up in next ISR/tasklet. */
  905. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  906. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  907. #ifdef CONFIG_IWLWIFI_DEBUG
  908. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  909. /* just for debug */
  910. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  911. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  912. inta, inta_mask, inta_fh);
  913. }
  914. #endif
  915. spin_unlock_irqrestore(&priv->lock, flags);
  916. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  917. * atomic, make sure that inta covers all the interrupts that
  918. * we've discovered, even if FH interrupt came in just after
  919. * reading CSR_INT. */
  920. if (inta_fh & CSR49_FH_INT_RX_MASK)
  921. inta |= CSR_INT_BIT_FH_RX;
  922. if (inta_fh & CSR49_FH_INT_TX_MASK)
  923. inta |= CSR_INT_BIT_FH_TX;
  924. /* Now service all interrupt bits discovered above. */
  925. if (inta & CSR_INT_BIT_HW_ERR) {
  926. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  927. /* Tell the device to stop sending interrupts */
  928. iwl_disable_interrupts(priv);
  929. priv->isr_stats.hw++;
  930. iwl_irq_handle_error(priv);
  931. handled |= CSR_INT_BIT_HW_ERR;
  932. return;
  933. }
  934. #ifdef CONFIG_IWLWIFI_DEBUG
  935. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  936. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  937. if (inta & CSR_INT_BIT_SCD) {
  938. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  939. "the frame/frames.\n");
  940. priv->isr_stats.sch++;
  941. }
  942. /* Alive notification via Rx interrupt will do the real work */
  943. if (inta & CSR_INT_BIT_ALIVE) {
  944. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  945. priv->isr_stats.alive++;
  946. }
  947. }
  948. #endif
  949. /* Safely ignore these bits for debug checks below */
  950. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  951. /* HW RF KILL switch toggled */
  952. if (inta & CSR_INT_BIT_RF_KILL) {
  953. int hw_rf_kill = 0;
  954. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  955. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  956. hw_rf_kill = 1;
  957. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  958. hw_rf_kill ? "disable radio" : "enable radio");
  959. priv->isr_stats.rfkill++;
  960. /* driver only loads ucode once setting the interface up.
  961. * the driver allows loading the ucode even if the radio
  962. * is killed. Hence update the killswitch state here. The
  963. * rfkill handler will care about restarting if needed.
  964. */
  965. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  966. if (hw_rf_kill)
  967. set_bit(STATUS_RF_KILL_HW, &priv->status);
  968. else
  969. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  970. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  971. }
  972. handled |= CSR_INT_BIT_RF_KILL;
  973. }
  974. /* Chip got too hot and stopped itself */
  975. if (inta & CSR_INT_BIT_CT_KILL) {
  976. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  977. priv->isr_stats.ctkill++;
  978. handled |= CSR_INT_BIT_CT_KILL;
  979. }
  980. /* Error detected by uCode */
  981. if (inta & CSR_INT_BIT_SW_ERR) {
  982. IWL_ERR(priv, "Microcode SW error detected. "
  983. " Restarting 0x%X.\n", inta);
  984. priv->isr_stats.sw++;
  985. priv->isr_stats.sw_err = inta;
  986. iwl_irq_handle_error(priv);
  987. handled |= CSR_INT_BIT_SW_ERR;
  988. }
  989. /*
  990. * uCode wakes up after power-down sleep.
  991. * Tell device about any new tx or host commands enqueued,
  992. * and about any Rx buffers made available while asleep.
  993. */
  994. if (inta & CSR_INT_BIT_WAKEUP) {
  995. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  996. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  997. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  998. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  999. priv->isr_stats.wakeup++;
  1000. handled |= CSR_INT_BIT_WAKEUP;
  1001. }
  1002. /* All uCode command responses, including Tx command responses,
  1003. * Rx "responses" (frame-received notification), and other
  1004. * notifications from uCode come through here*/
  1005. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1006. iwl_rx_handle(priv);
  1007. priv->isr_stats.rx++;
  1008. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1009. }
  1010. /* This "Tx" DMA channel is used only for loading uCode */
  1011. if (inta & CSR_INT_BIT_FH_TX) {
  1012. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1013. priv->isr_stats.tx++;
  1014. handled |= CSR_INT_BIT_FH_TX;
  1015. /* Wake up uCode load routine, now that load is complete */
  1016. priv->ucode_write_complete = 1;
  1017. wake_up_interruptible(&priv->wait_command_queue);
  1018. }
  1019. if (inta & ~handled) {
  1020. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1021. priv->isr_stats.unhandled++;
  1022. }
  1023. if (inta & ~(priv->inta_mask)) {
  1024. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1025. inta & ~priv->inta_mask);
  1026. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1027. }
  1028. /* Re-enable all interrupts */
  1029. /* only Re-enable if diabled by irq */
  1030. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1031. iwl_enable_interrupts(priv);
  1032. #ifdef CONFIG_IWLWIFI_DEBUG
  1033. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1034. inta = iwl_read32(priv, CSR_INT);
  1035. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1036. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1037. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1038. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1039. }
  1040. #endif
  1041. }
  1042. /* tasklet for iwlagn interrupt */
  1043. static void iwl_irq_tasklet(struct iwl_priv *priv)
  1044. {
  1045. u32 inta = 0;
  1046. u32 handled = 0;
  1047. unsigned long flags;
  1048. u32 i;
  1049. #ifdef CONFIG_IWLWIFI_DEBUG
  1050. u32 inta_mask;
  1051. #endif
  1052. spin_lock_irqsave(&priv->lock, flags);
  1053. /* Ack/clear/reset pending uCode interrupts.
  1054. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1055. */
  1056. /* There is a hardware bug in the interrupt mask function that some
  1057. * interrupts (i.e. CSR_INT_BIT_SCD) can still be generated even if
  1058. * they are disabled in the CSR_INT_MASK register. Furthermore the
  1059. * ICT interrupt handling mechanism has another bug that might cause
  1060. * these unmasked interrupts fail to be detected. We workaround the
  1061. * hardware bugs here by ACKing all the possible interrupts so that
  1062. * interrupt coalescing can still be achieved.
  1063. */
  1064. iwl_write32(priv, CSR_INT, priv->_agn.inta | ~priv->inta_mask);
  1065. inta = priv->_agn.inta;
  1066. #ifdef CONFIG_IWLWIFI_DEBUG
  1067. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1068. /* just for debug */
  1069. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1070. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x\n ",
  1071. inta, inta_mask);
  1072. }
  1073. #endif
  1074. spin_unlock_irqrestore(&priv->lock, flags);
  1075. /* saved interrupt in inta variable now we can reset priv->_agn.inta */
  1076. priv->_agn.inta = 0;
  1077. /* Now service all interrupt bits discovered above. */
  1078. if (inta & CSR_INT_BIT_HW_ERR) {
  1079. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1080. /* Tell the device to stop sending interrupts */
  1081. iwl_disable_interrupts(priv);
  1082. priv->isr_stats.hw++;
  1083. iwl_irq_handle_error(priv);
  1084. handled |= CSR_INT_BIT_HW_ERR;
  1085. return;
  1086. }
  1087. #ifdef CONFIG_IWLWIFI_DEBUG
  1088. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1089. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1090. if (inta & CSR_INT_BIT_SCD) {
  1091. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1092. "the frame/frames.\n");
  1093. priv->isr_stats.sch++;
  1094. }
  1095. /* Alive notification via Rx interrupt will do the real work */
  1096. if (inta & CSR_INT_BIT_ALIVE) {
  1097. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1098. priv->isr_stats.alive++;
  1099. }
  1100. }
  1101. #endif
  1102. /* Safely ignore these bits for debug checks below */
  1103. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1104. /* HW RF KILL switch toggled */
  1105. if (inta & CSR_INT_BIT_RF_KILL) {
  1106. int hw_rf_kill = 0;
  1107. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  1108. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  1109. hw_rf_kill = 1;
  1110. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  1111. hw_rf_kill ? "disable radio" : "enable radio");
  1112. priv->isr_stats.rfkill++;
  1113. /* driver only loads ucode once setting the interface up.
  1114. * the driver allows loading the ucode even if the radio
  1115. * is killed. Hence update the killswitch state here. The
  1116. * rfkill handler will care about restarting if needed.
  1117. */
  1118. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  1119. if (hw_rf_kill)
  1120. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1121. else
  1122. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1123. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  1124. }
  1125. handled |= CSR_INT_BIT_RF_KILL;
  1126. }
  1127. /* Chip got too hot and stopped itself */
  1128. if (inta & CSR_INT_BIT_CT_KILL) {
  1129. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  1130. priv->isr_stats.ctkill++;
  1131. handled |= CSR_INT_BIT_CT_KILL;
  1132. }
  1133. /* Error detected by uCode */
  1134. if (inta & CSR_INT_BIT_SW_ERR) {
  1135. IWL_ERR(priv, "Microcode SW error detected. "
  1136. " Restarting 0x%X.\n", inta);
  1137. priv->isr_stats.sw++;
  1138. priv->isr_stats.sw_err = inta;
  1139. iwl_irq_handle_error(priv);
  1140. handled |= CSR_INT_BIT_SW_ERR;
  1141. }
  1142. /* uCode wakes up after power-down sleep */
  1143. if (inta & CSR_INT_BIT_WAKEUP) {
  1144. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1145. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1146. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  1147. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  1148. priv->isr_stats.wakeup++;
  1149. handled |= CSR_INT_BIT_WAKEUP;
  1150. }
  1151. /* All uCode command responses, including Tx command responses,
  1152. * Rx "responses" (frame-received notification), and other
  1153. * notifications from uCode come through here*/
  1154. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX |
  1155. CSR_INT_BIT_RX_PERIODIC)) {
  1156. IWL_DEBUG_ISR(priv, "Rx interrupt\n");
  1157. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1158. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1159. iwl_write32(priv, CSR_FH_INT_STATUS,
  1160. CSR49_FH_INT_RX_MASK);
  1161. }
  1162. if (inta & CSR_INT_BIT_RX_PERIODIC) {
  1163. handled |= CSR_INT_BIT_RX_PERIODIC;
  1164. iwl_write32(priv, CSR_INT, CSR_INT_BIT_RX_PERIODIC);
  1165. }
  1166. /* Sending RX interrupt require many steps to be done in the
  1167. * the device:
  1168. * 1- write interrupt to current index in ICT table.
  1169. * 2- dma RX frame.
  1170. * 3- update RX shared data to indicate last write index.
  1171. * 4- send interrupt.
  1172. * This could lead to RX race, driver could receive RX interrupt
  1173. * but the shared data changes does not reflect this;
  1174. * periodic interrupt will detect any dangling Rx activity.
  1175. */
  1176. /* Disable periodic interrupt; we use it as just a one-shot. */
  1177. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1178. CSR_INT_PERIODIC_DIS);
  1179. iwl_rx_handle(priv);
  1180. /*
  1181. * Enable periodic interrupt in 8 msec only if we received
  1182. * real RX interrupt (instead of just periodic int), to catch
  1183. * any dangling Rx interrupt. If it was just the periodic
  1184. * interrupt, there was no dangling Rx activity, and no need
  1185. * to extend the periodic interrupt; one-shot is enough.
  1186. */
  1187. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX))
  1188. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1189. CSR_INT_PERIODIC_ENA);
  1190. priv->isr_stats.rx++;
  1191. }
  1192. /* This "Tx" DMA channel is used only for loading uCode */
  1193. if (inta & CSR_INT_BIT_FH_TX) {
  1194. iwl_write32(priv, CSR_FH_INT_STATUS, CSR49_FH_INT_TX_MASK);
  1195. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1196. priv->isr_stats.tx++;
  1197. handled |= CSR_INT_BIT_FH_TX;
  1198. /* Wake up uCode load routine, now that load is complete */
  1199. priv->ucode_write_complete = 1;
  1200. wake_up_interruptible(&priv->wait_command_queue);
  1201. }
  1202. if (inta & ~handled) {
  1203. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1204. priv->isr_stats.unhandled++;
  1205. }
  1206. if (inta & ~(priv->inta_mask)) {
  1207. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1208. inta & ~priv->inta_mask);
  1209. }
  1210. /* Re-enable all interrupts */
  1211. /* only Re-enable if diabled by irq */
  1212. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1213. iwl_enable_interrupts(priv);
  1214. }
  1215. /* the threshold ratio of actual_ack_cnt to expected_ack_cnt in percent */
  1216. #define ACK_CNT_RATIO (50)
  1217. #define BA_TIMEOUT_CNT (5)
  1218. #define BA_TIMEOUT_MAX (16)
  1219. /**
  1220. * iwl_good_ack_health - checks for ACK count ratios, BA timeout retries.
  1221. *
  1222. * When the ACK count ratio is 0 and aggregated BA timeout retries exceeding
  1223. * the BA_TIMEOUT_MAX, reload firmware and bring system back to normal
  1224. * operation state.
  1225. */
  1226. bool iwl_good_ack_health(struct iwl_priv *priv,
  1227. struct iwl_rx_packet *pkt)
  1228. {
  1229. bool rc = true;
  1230. int actual_ack_cnt_delta, expected_ack_cnt_delta;
  1231. int ba_timeout_delta;
  1232. actual_ack_cnt_delta =
  1233. le32_to_cpu(pkt->u.stats.tx.actual_ack_cnt) -
  1234. le32_to_cpu(priv->statistics.tx.actual_ack_cnt);
  1235. expected_ack_cnt_delta =
  1236. le32_to_cpu(pkt->u.stats.tx.expected_ack_cnt) -
  1237. le32_to_cpu(priv->statistics.tx.expected_ack_cnt);
  1238. ba_timeout_delta =
  1239. le32_to_cpu(pkt->u.stats.tx.agg.ba_timeout) -
  1240. le32_to_cpu(priv->statistics.tx.agg.ba_timeout);
  1241. if ((priv->_agn.agg_tids_count > 0) &&
  1242. (expected_ack_cnt_delta > 0) &&
  1243. (((actual_ack_cnt_delta * 100) / expected_ack_cnt_delta)
  1244. < ACK_CNT_RATIO) &&
  1245. (ba_timeout_delta > BA_TIMEOUT_CNT)) {
  1246. IWL_DEBUG_RADIO(priv, "actual_ack_cnt delta = %d,"
  1247. " expected_ack_cnt = %d\n",
  1248. actual_ack_cnt_delta, expected_ack_cnt_delta);
  1249. #ifdef CONFIG_IWLWIFI_DEBUG
  1250. IWL_DEBUG_RADIO(priv, "rx_detected_cnt delta = %d\n",
  1251. priv->delta_statistics.tx.rx_detected_cnt);
  1252. IWL_DEBUG_RADIO(priv,
  1253. "ack_or_ba_timeout_collision delta = %d\n",
  1254. priv->delta_statistics.tx.
  1255. ack_or_ba_timeout_collision);
  1256. #endif
  1257. IWL_DEBUG_RADIO(priv, "agg ba_timeout delta = %d\n",
  1258. ba_timeout_delta);
  1259. if (!actual_ack_cnt_delta &&
  1260. (ba_timeout_delta >= BA_TIMEOUT_MAX))
  1261. rc = false;
  1262. }
  1263. return rc;
  1264. }
  1265. /*****************************************************************************
  1266. *
  1267. * sysfs attributes
  1268. *
  1269. *****************************************************************************/
  1270. #ifdef CONFIG_IWLWIFI_DEBUG
  1271. /*
  1272. * The following adds a new attribute to the sysfs representation
  1273. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  1274. * used for controlling the debug level.
  1275. *
  1276. * See the level definitions in iwl for details.
  1277. *
  1278. * The debug_level being managed using sysfs below is a per device debug
  1279. * level that is used instead of the global debug level if it (the per
  1280. * device debug level) is set.
  1281. */
  1282. static ssize_t show_debug_level(struct device *d,
  1283. struct device_attribute *attr, char *buf)
  1284. {
  1285. struct iwl_priv *priv = dev_get_drvdata(d);
  1286. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  1287. }
  1288. static ssize_t store_debug_level(struct device *d,
  1289. struct device_attribute *attr,
  1290. const char *buf, size_t count)
  1291. {
  1292. struct iwl_priv *priv = dev_get_drvdata(d);
  1293. unsigned long val;
  1294. int ret;
  1295. ret = strict_strtoul(buf, 0, &val);
  1296. if (ret)
  1297. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  1298. else {
  1299. priv->debug_level = val;
  1300. if (iwl_alloc_traffic_mem(priv))
  1301. IWL_ERR(priv,
  1302. "Not enough memory to generate traffic log\n");
  1303. }
  1304. return strnlen(buf, count);
  1305. }
  1306. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  1307. show_debug_level, store_debug_level);
  1308. #endif /* CONFIG_IWLWIFI_DEBUG */
  1309. static ssize_t show_temperature(struct device *d,
  1310. struct device_attribute *attr, char *buf)
  1311. {
  1312. struct iwl_priv *priv = dev_get_drvdata(d);
  1313. if (!iwl_is_alive(priv))
  1314. return -EAGAIN;
  1315. return sprintf(buf, "%d\n", priv->temperature);
  1316. }
  1317. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  1318. static ssize_t show_tx_power(struct device *d,
  1319. struct device_attribute *attr, char *buf)
  1320. {
  1321. struct iwl_priv *priv = dev_get_drvdata(d);
  1322. if (!iwl_is_ready_rf(priv))
  1323. return sprintf(buf, "off\n");
  1324. else
  1325. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  1326. }
  1327. static ssize_t store_tx_power(struct device *d,
  1328. struct device_attribute *attr,
  1329. const char *buf, size_t count)
  1330. {
  1331. struct iwl_priv *priv = dev_get_drvdata(d);
  1332. unsigned long val;
  1333. int ret;
  1334. ret = strict_strtoul(buf, 10, &val);
  1335. if (ret)
  1336. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  1337. else {
  1338. ret = iwl_set_tx_power(priv, val, false);
  1339. if (ret)
  1340. IWL_ERR(priv, "failed setting tx power (0x%d).\n",
  1341. ret);
  1342. else
  1343. ret = count;
  1344. }
  1345. return ret;
  1346. }
  1347. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  1348. static ssize_t show_rts_ht_protection(struct device *d,
  1349. struct device_attribute *attr, char *buf)
  1350. {
  1351. struct iwl_priv *priv = dev_get_drvdata(d);
  1352. return sprintf(buf, "%s\n",
  1353. priv->cfg->use_rts_for_ht ? "RTS/CTS" : "CTS-to-self");
  1354. }
  1355. static ssize_t store_rts_ht_protection(struct device *d,
  1356. struct device_attribute *attr,
  1357. const char *buf, size_t count)
  1358. {
  1359. struct iwl_priv *priv = dev_get_drvdata(d);
  1360. unsigned long val;
  1361. int ret;
  1362. ret = strict_strtoul(buf, 10, &val);
  1363. if (ret)
  1364. IWL_INFO(priv, "Input is not in decimal form.\n");
  1365. else {
  1366. if (!iwl_is_associated(priv))
  1367. priv->cfg->use_rts_for_ht = val ? true : false;
  1368. else
  1369. IWL_ERR(priv, "Sta associated with AP - "
  1370. "Change protection mechanism is not allowed\n");
  1371. ret = count;
  1372. }
  1373. return ret;
  1374. }
  1375. static DEVICE_ATTR(rts_ht_protection, S_IWUSR | S_IRUGO,
  1376. show_rts_ht_protection, store_rts_ht_protection);
  1377. static struct attribute *iwl_sysfs_entries[] = {
  1378. &dev_attr_temperature.attr,
  1379. &dev_attr_tx_power.attr,
  1380. &dev_attr_rts_ht_protection.attr,
  1381. #ifdef CONFIG_IWLWIFI_DEBUG
  1382. &dev_attr_debug_level.attr,
  1383. #endif
  1384. NULL
  1385. };
  1386. static struct attribute_group iwl_attribute_group = {
  1387. .name = NULL, /* put in device directory */
  1388. .attrs = iwl_sysfs_entries,
  1389. };
  1390. /******************************************************************************
  1391. *
  1392. * uCode download functions
  1393. *
  1394. ******************************************************************************/
  1395. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1396. {
  1397. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1398. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1399. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1400. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1401. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1402. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1403. }
  1404. static void iwl_nic_start(struct iwl_priv *priv)
  1405. {
  1406. /* Remove all resets to allow NIC to operate */
  1407. iwl_write32(priv, CSR_RESET, 0);
  1408. }
  1409. struct iwlagn_ucode_capabilities {
  1410. u32 max_probe_length;
  1411. };
  1412. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context);
  1413. static int iwl_mac_setup_register(struct iwl_priv *priv,
  1414. struct iwlagn_ucode_capabilities *capa);
  1415. static int __must_check iwl_request_firmware(struct iwl_priv *priv, bool first)
  1416. {
  1417. const char *name_pre = priv->cfg->fw_name_pre;
  1418. if (first)
  1419. priv->fw_index = priv->cfg->ucode_api_max;
  1420. else
  1421. priv->fw_index--;
  1422. if (priv->fw_index < priv->cfg->ucode_api_min) {
  1423. IWL_ERR(priv, "no suitable firmware found!\n");
  1424. return -ENOENT;
  1425. }
  1426. sprintf(priv->firmware_name, "%s%d%s",
  1427. name_pre, priv->fw_index, ".ucode");
  1428. IWL_DEBUG_INFO(priv, "attempting to load firmware '%s'\n",
  1429. priv->firmware_name);
  1430. return request_firmware_nowait(THIS_MODULE, 1, priv->firmware_name,
  1431. &priv->pci_dev->dev, GFP_KERNEL, priv,
  1432. iwl_ucode_callback);
  1433. }
  1434. struct iwlagn_firmware_pieces {
  1435. const void *inst, *data, *init, *init_data, *boot;
  1436. size_t inst_size, data_size, init_size, init_data_size, boot_size;
  1437. u32 build;
  1438. };
  1439. static int iwlagn_load_legacy_firmware(struct iwl_priv *priv,
  1440. const struct firmware *ucode_raw,
  1441. struct iwlagn_firmware_pieces *pieces)
  1442. {
  1443. struct iwl_ucode_header *ucode = (void *)ucode_raw->data;
  1444. u32 api_ver, hdr_size;
  1445. const u8 *src;
  1446. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1447. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1448. switch (api_ver) {
  1449. default:
  1450. /*
  1451. * 4965 doesn't revision the firmware file format
  1452. * along with the API version, it always uses v1
  1453. * file format.
  1454. */
  1455. if ((priv->hw_rev & CSR_HW_REV_TYPE_MSK) !=
  1456. CSR_HW_REV_TYPE_4965) {
  1457. hdr_size = 28;
  1458. if (ucode_raw->size < hdr_size) {
  1459. IWL_ERR(priv, "File size too small!\n");
  1460. return -EINVAL;
  1461. }
  1462. pieces->build = le32_to_cpu(ucode->u.v2.build);
  1463. pieces->inst_size = le32_to_cpu(ucode->u.v2.inst_size);
  1464. pieces->data_size = le32_to_cpu(ucode->u.v2.data_size);
  1465. pieces->init_size = le32_to_cpu(ucode->u.v2.init_size);
  1466. pieces->init_data_size = le32_to_cpu(ucode->u.v2.init_data_size);
  1467. pieces->boot_size = le32_to_cpu(ucode->u.v2.boot_size);
  1468. src = ucode->u.v2.data;
  1469. break;
  1470. }
  1471. /* fall through for 4965 */
  1472. case 0:
  1473. case 1:
  1474. case 2:
  1475. hdr_size = 24;
  1476. if (ucode_raw->size < hdr_size) {
  1477. IWL_ERR(priv, "File size too small!\n");
  1478. return -EINVAL;
  1479. }
  1480. pieces->build = 0;
  1481. pieces->inst_size = le32_to_cpu(ucode->u.v1.inst_size);
  1482. pieces->data_size = le32_to_cpu(ucode->u.v1.data_size);
  1483. pieces->init_size = le32_to_cpu(ucode->u.v1.init_size);
  1484. pieces->init_data_size = le32_to_cpu(ucode->u.v1.init_data_size);
  1485. pieces->boot_size = le32_to_cpu(ucode->u.v1.boot_size);
  1486. src = ucode->u.v1.data;
  1487. break;
  1488. }
  1489. /* Verify size of file vs. image size info in file's header */
  1490. if (ucode_raw->size != hdr_size + pieces->inst_size +
  1491. pieces->data_size + pieces->init_size +
  1492. pieces->init_data_size + pieces->boot_size) {
  1493. IWL_ERR(priv,
  1494. "uCode file size %d does not match expected size\n",
  1495. (int)ucode_raw->size);
  1496. return -EINVAL;
  1497. }
  1498. pieces->inst = src;
  1499. src += pieces->inst_size;
  1500. pieces->data = src;
  1501. src += pieces->data_size;
  1502. pieces->init = src;
  1503. src += pieces->init_size;
  1504. pieces->init_data = src;
  1505. src += pieces->init_data_size;
  1506. pieces->boot = src;
  1507. src += pieces->boot_size;
  1508. return 0;
  1509. }
  1510. static int iwlagn_wanted_ucode_alternative = 1;
  1511. static int iwlagn_load_firmware(struct iwl_priv *priv,
  1512. const struct firmware *ucode_raw,
  1513. struct iwlagn_firmware_pieces *pieces,
  1514. struct iwlagn_ucode_capabilities *capa)
  1515. {
  1516. struct iwl_tlv_ucode_header *ucode = (void *)ucode_raw->data;
  1517. struct iwl_ucode_tlv *tlv;
  1518. size_t len = ucode_raw->size;
  1519. const u8 *data;
  1520. int wanted_alternative = iwlagn_wanted_ucode_alternative, tmp;
  1521. u64 alternatives;
  1522. if (len < sizeof(*ucode))
  1523. return -EINVAL;
  1524. if (ucode->magic != cpu_to_le32(IWL_TLV_UCODE_MAGIC))
  1525. return -EINVAL;
  1526. /*
  1527. * Check which alternatives are present, and "downgrade"
  1528. * when the chosen alternative is not present, warning
  1529. * the user when that happens. Some files may not have
  1530. * any alternatives, so don't warn in that case.
  1531. */
  1532. alternatives = le64_to_cpu(ucode->alternatives);
  1533. tmp = wanted_alternative;
  1534. if (wanted_alternative > 63)
  1535. wanted_alternative = 63;
  1536. while (wanted_alternative && !(alternatives & BIT(wanted_alternative)))
  1537. wanted_alternative--;
  1538. if (wanted_alternative && wanted_alternative != tmp)
  1539. IWL_WARN(priv,
  1540. "uCode alternative %d not available, choosing %d\n",
  1541. tmp, wanted_alternative);
  1542. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1543. pieces->build = le32_to_cpu(ucode->build);
  1544. data = ucode->data;
  1545. len -= sizeof(*ucode);
  1546. while (len >= sizeof(*tlv)) {
  1547. u32 tlv_len;
  1548. enum iwl_ucode_tlv_type tlv_type;
  1549. u16 tlv_alt;
  1550. const u8 *tlv_data;
  1551. len -= sizeof(*tlv);
  1552. tlv = (void *)data;
  1553. tlv_len = le32_to_cpu(tlv->length);
  1554. tlv_type = le16_to_cpu(tlv->type);
  1555. tlv_alt = le16_to_cpu(tlv->alternative);
  1556. tlv_data = tlv->data;
  1557. if (len < tlv_len)
  1558. return -EINVAL;
  1559. len -= ALIGN(tlv_len, 4);
  1560. data += sizeof(*tlv) + ALIGN(tlv_len, 4);
  1561. /*
  1562. * Alternative 0 is always valid.
  1563. *
  1564. * Skip alternative TLVs that are not selected.
  1565. */
  1566. if (tlv_alt != 0 && tlv_alt != wanted_alternative)
  1567. continue;
  1568. switch (tlv_type) {
  1569. case IWL_UCODE_TLV_INST:
  1570. pieces->inst = tlv_data;
  1571. pieces->inst_size = tlv_len;
  1572. break;
  1573. case IWL_UCODE_TLV_DATA:
  1574. pieces->data = tlv_data;
  1575. pieces->data_size = tlv_len;
  1576. break;
  1577. case IWL_UCODE_TLV_INIT:
  1578. pieces->init = tlv_data;
  1579. pieces->init_size = tlv_len;
  1580. break;
  1581. case IWL_UCODE_TLV_INIT_DATA:
  1582. pieces->init_data = tlv_data;
  1583. pieces->init_data_size = tlv_len;
  1584. break;
  1585. case IWL_UCODE_TLV_BOOT:
  1586. pieces->boot = tlv_data;
  1587. pieces->boot_size = tlv_len;
  1588. break;
  1589. case IWL_UCODE_TLV_PROBE_MAX_LEN:
  1590. if (tlv_len != 4)
  1591. return -EINVAL;
  1592. capa->max_probe_length =
  1593. le32_to_cpup((__le32 *)tlv_data);
  1594. break;
  1595. default:
  1596. break;
  1597. }
  1598. }
  1599. if (len)
  1600. return -EINVAL;
  1601. return 0;
  1602. }
  1603. /**
  1604. * iwl_ucode_callback - callback when firmware was loaded
  1605. *
  1606. * If loaded successfully, copies the firmware into buffers
  1607. * for the card to fetch (via DMA).
  1608. */
  1609. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context)
  1610. {
  1611. struct iwl_priv *priv = context;
  1612. struct iwl_ucode_header *ucode;
  1613. int err;
  1614. struct iwlagn_firmware_pieces pieces;
  1615. const unsigned int api_max = priv->cfg->ucode_api_max;
  1616. const unsigned int api_min = priv->cfg->ucode_api_min;
  1617. u32 api_ver;
  1618. char buildstr[25];
  1619. u32 build;
  1620. struct iwlagn_ucode_capabilities ucode_capa = {
  1621. .max_probe_length = 200,
  1622. };
  1623. memset(&pieces, 0, sizeof(pieces));
  1624. if (!ucode_raw) {
  1625. IWL_ERR(priv, "request for firmware file '%s' failed.\n",
  1626. priv->firmware_name);
  1627. goto try_again;
  1628. }
  1629. IWL_DEBUG_INFO(priv, "Loaded firmware file '%s' (%zd bytes).\n",
  1630. priv->firmware_name, ucode_raw->size);
  1631. /* Make sure that we got at least the API version number */
  1632. if (ucode_raw->size < 4) {
  1633. IWL_ERR(priv, "File size way too small!\n");
  1634. goto try_again;
  1635. }
  1636. /* Data from ucode file: header followed by uCode images */
  1637. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1638. if (ucode->ver)
  1639. err = iwlagn_load_legacy_firmware(priv, ucode_raw, &pieces);
  1640. else
  1641. err = iwlagn_load_firmware(priv, ucode_raw, &pieces,
  1642. &ucode_capa);
  1643. if (err)
  1644. goto try_again;
  1645. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1646. build = pieces.build;
  1647. /*
  1648. * api_ver should match the api version forming part of the
  1649. * firmware filename ... but we don't check for that and only rely
  1650. * on the API version read from firmware header from here on forward
  1651. */
  1652. if (api_ver < api_min || api_ver > api_max) {
  1653. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1654. "Driver supports v%u, firmware is v%u.\n",
  1655. api_max, api_ver);
  1656. goto try_again;
  1657. }
  1658. if (api_ver != api_max)
  1659. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1660. "got v%u. New firmware can be obtained "
  1661. "from http://www.intellinuxwireless.org.\n",
  1662. api_max, api_ver);
  1663. if (build)
  1664. sprintf(buildstr, " build %u", build);
  1665. else
  1666. buildstr[0] = '\0';
  1667. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u%s\n",
  1668. IWL_UCODE_MAJOR(priv->ucode_ver),
  1669. IWL_UCODE_MINOR(priv->ucode_ver),
  1670. IWL_UCODE_API(priv->ucode_ver),
  1671. IWL_UCODE_SERIAL(priv->ucode_ver),
  1672. buildstr);
  1673. snprintf(priv->hw->wiphy->fw_version,
  1674. sizeof(priv->hw->wiphy->fw_version),
  1675. "%u.%u.%u.%u%s",
  1676. IWL_UCODE_MAJOR(priv->ucode_ver),
  1677. IWL_UCODE_MINOR(priv->ucode_ver),
  1678. IWL_UCODE_API(priv->ucode_ver),
  1679. IWL_UCODE_SERIAL(priv->ucode_ver),
  1680. buildstr);
  1681. /*
  1682. * For any of the failures below (before allocating pci memory)
  1683. * we will try to load a version with a smaller API -- maybe the
  1684. * user just got a corrupted version of the latest API.
  1685. */
  1686. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1687. priv->ucode_ver);
  1688. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %Zd\n",
  1689. pieces.inst_size);
  1690. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %Zd\n",
  1691. pieces.data_size);
  1692. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %Zd\n",
  1693. pieces.init_size);
  1694. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %Zd\n",
  1695. pieces.init_data_size);
  1696. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %Zd\n",
  1697. pieces.boot_size);
  1698. /* Verify that uCode images will fit in card's SRAM */
  1699. if (pieces.inst_size > priv->hw_params.max_inst_size) {
  1700. IWL_ERR(priv, "uCode instr len %Zd too large to fit in\n",
  1701. pieces.inst_size);
  1702. goto try_again;
  1703. }
  1704. if (pieces.data_size > priv->hw_params.max_data_size) {
  1705. IWL_ERR(priv, "uCode data len %Zd too large to fit in\n",
  1706. pieces.data_size);
  1707. goto try_again;
  1708. }
  1709. if (pieces.init_size > priv->hw_params.max_inst_size) {
  1710. IWL_ERR(priv, "uCode init instr len %Zd too large to fit in\n",
  1711. pieces.init_size);
  1712. goto try_again;
  1713. }
  1714. if (pieces.init_data_size > priv->hw_params.max_data_size) {
  1715. IWL_ERR(priv, "uCode init data len %Zd too large to fit in\n",
  1716. pieces.init_data_size);
  1717. goto try_again;
  1718. }
  1719. if (pieces.boot_size > priv->hw_params.max_bsm_size) {
  1720. IWL_ERR(priv, "uCode boot instr len %Zd too large to fit in\n",
  1721. pieces.boot_size);
  1722. goto try_again;
  1723. }
  1724. /* Allocate ucode buffers for card's bus-master loading ... */
  1725. /* Runtime instructions and 2 copies of data:
  1726. * 1) unmodified from disk
  1727. * 2) backup cache for save/restore during power-downs */
  1728. priv->ucode_code.len = pieces.inst_size;
  1729. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1730. priv->ucode_data.len = pieces.data_size;
  1731. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1732. priv->ucode_data_backup.len = pieces.data_size;
  1733. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1734. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1735. !priv->ucode_data_backup.v_addr)
  1736. goto err_pci_alloc;
  1737. /* Initialization instructions and data */
  1738. if (pieces.init_size && pieces.init_data_size) {
  1739. priv->ucode_init.len = pieces.init_size;
  1740. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1741. priv->ucode_init_data.len = pieces.init_data_size;
  1742. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1743. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1744. goto err_pci_alloc;
  1745. }
  1746. /* Bootstrap (instructions only, no data) */
  1747. if (pieces.boot_size) {
  1748. priv->ucode_boot.len = pieces.boot_size;
  1749. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1750. if (!priv->ucode_boot.v_addr)
  1751. goto err_pci_alloc;
  1752. }
  1753. /* Copy images into buffers for card's bus-master reads ... */
  1754. /* Runtime instructions (first block of data in file) */
  1755. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n",
  1756. pieces.inst_size);
  1757. memcpy(priv->ucode_code.v_addr, pieces.inst, pieces.inst_size);
  1758. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1759. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1760. /*
  1761. * Runtime data
  1762. * NOTE: Copy into backup buffer will be done in iwl_up()
  1763. */
  1764. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n",
  1765. pieces.data_size);
  1766. memcpy(priv->ucode_data.v_addr, pieces.data, pieces.data_size);
  1767. memcpy(priv->ucode_data_backup.v_addr, pieces.data, pieces.data_size);
  1768. /* Initialization instructions */
  1769. if (pieces.init_size) {
  1770. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1771. pieces.init_size);
  1772. memcpy(priv->ucode_init.v_addr, pieces.init, pieces.init_size);
  1773. }
  1774. /* Initialization data */
  1775. if (pieces.init_data_size) {
  1776. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1777. pieces.init_data_size);
  1778. memcpy(priv->ucode_init_data.v_addr, pieces.init_data,
  1779. pieces.init_data_size);
  1780. }
  1781. /* Bootstrap instructions */
  1782. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n",
  1783. pieces.boot_size);
  1784. memcpy(priv->ucode_boot.v_addr, pieces.boot, pieces.boot_size);
  1785. /**************************************************
  1786. * This is still part of probe() in a sense...
  1787. *
  1788. * 9. Setup and register with mac80211 and debugfs
  1789. **************************************************/
  1790. err = iwl_mac_setup_register(priv, &ucode_capa);
  1791. if (err)
  1792. goto out_unbind;
  1793. err = iwl_dbgfs_register(priv, DRV_NAME);
  1794. if (err)
  1795. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  1796. err = sysfs_create_group(&priv->pci_dev->dev.kobj,
  1797. &iwl_attribute_group);
  1798. if (err) {
  1799. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  1800. goto out_unbind;
  1801. }
  1802. /* We have our copies now, allow OS release its copies */
  1803. release_firmware(ucode_raw);
  1804. complete(&priv->_agn.firmware_loading_complete);
  1805. return;
  1806. try_again:
  1807. /* try next, if any */
  1808. if (iwl_request_firmware(priv, false))
  1809. goto out_unbind;
  1810. release_firmware(ucode_raw);
  1811. return;
  1812. err_pci_alloc:
  1813. IWL_ERR(priv, "failed to allocate pci memory\n");
  1814. iwl_dealloc_ucode_pci(priv);
  1815. out_unbind:
  1816. complete(&priv->_agn.firmware_loading_complete);
  1817. device_release_driver(&priv->pci_dev->dev);
  1818. release_firmware(ucode_raw);
  1819. }
  1820. static const char *desc_lookup_text[] = {
  1821. "OK",
  1822. "FAIL",
  1823. "BAD_PARAM",
  1824. "BAD_CHECKSUM",
  1825. "NMI_INTERRUPT_WDG",
  1826. "SYSASSERT",
  1827. "FATAL_ERROR",
  1828. "BAD_COMMAND",
  1829. "HW_ERROR_TUNE_LOCK",
  1830. "HW_ERROR_TEMPERATURE",
  1831. "ILLEGAL_CHAN_FREQ",
  1832. "VCC_NOT_STABLE",
  1833. "FH_ERROR",
  1834. "NMI_INTERRUPT_HOST",
  1835. "NMI_INTERRUPT_ACTION_PT",
  1836. "NMI_INTERRUPT_UNKNOWN",
  1837. "UCODE_VERSION_MISMATCH",
  1838. "HW_ERROR_ABS_LOCK",
  1839. "HW_ERROR_CAL_LOCK_FAIL",
  1840. "NMI_INTERRUPT_INST_ACTION_PT",
  1841. "NMI_INTERRUPT_DATA_ACTION_PT",
  1842. "NMI_TRM_HW_ER",
  1843. "NMI_INTERRUPT_TRM",
  1844. "NMI_INTERRUPT_BREAK_POINT"
  1845. "DEBUG_0",
  1846. "DEBUG_1",
  1847. "DEBUG_2",
  1848. "DEBUG_3",
  1849. "ADVANCED SYSASSERT"
  1850. };
  1851. static const char *desc_lookup(int i)
  1852. {
  1853. int max = ARRAY_SIZE(desc_lookup_text) - 1;
  1854. if (i < 0 || i > max)
  1855. i = max;
  1856. return desc_lookup_text[i];
  1857. }
  1858. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1859. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1860. void iwl_dump_nic_error_log(struct iwl_priv *priv)
  1861. {
  1862. u32 data2, line;
  1863. u32 desc, time, count, base, data1;
  1864. u32 blink1, blink2, ilink1, ilink2;
  1865. u32 pc, hcmd;
  1866. if (priv->ucode_type == UCODE_INIT)
  1867. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  1868. else
  1869. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1870. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1871. IWL_ERR(priv,
  1872. "Not valid error log pointer 0x%08X for %s uCode\n",
  1873. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1874. return;
  1875. }
  1876. count = iwl_read_targ_mem(priv, base);
  1877. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1878. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1879. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1880. priv->status, count);
  1881. }
  1882. desc = iwl_read_targ_mem(priv, base + 1 * sizeof(u32));
  1883. pc = iwl_read_targ_mem(priv, base + 2 * sizeof(u32));
  1884. blink1 = iwl_read_targ_mem(priv, base + 3 * sizeof(u32));
  1885. blink2 = iwl_read_targ_mem(priv, base + 4 * sizeof(u32));
  1886. ilink1 = iwl_read_targ_mem(priv, base + 5 * sizeof(u32));
  1887. ilink2 = iwl_read_targ_mem(priv, base + 6 * sizeof(u32));
  1888. data1 = iwl_read_targ_mem(priv, base + 7 * sizeof(u32));
  1889. data2 = iwl_read_targ_mem(priv, base + 8 * sizeof(u32));
  1890. line = iwl_read_targ_mem(priv, base + 9 * sizeof(u32));
  1891. time = iwl_read_targ_mem(priv, base + 11 * sizeof(u32));
  1892. hcmd = iwl_read_targ_mem(priv, base + 22 * sizeof(u32));
  1893. trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, data2, line,
  1894. blink1, blink2, ilink1, ilink2);
  1895. IWL_ERR(priv, "Desc Time "
  1896. "data1 data2 line\n");
  1897. IWL_ERR(priv, "%-28s (#%02d) %010u 0x%08X 0x%08X %u\n",
  1898. desc_lookup(desc), desc, time, data1, data2, line);
  1899. IWL_ERR(priv, "pc blink1 blink2 ilink1 ilink2 hcmd\n");
  1900. IWL_ERR(priv, "0x%05X 0x%05X 0x%05X 0x%05X 0x%05X 0x%05X\n",
  1901. pc, blink1, blink2, ilink1, ilink2, hcmd);
  1902. }
  1903. #define EVENT_START_OFFSET (4 * sizeof(u32))
  1904. /**
  1905. * iwl_print_event_log - Dump error event log to syslog
  1906. *
  1907. */
  1908. static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1909. u32 num_events, u32 mode,
  1910. int pos, char **buf, size_t bufsz)
  1911. {
  1912. u32 i;
  1913. u32 base; /* SRAM byte address of event log header */
  1914. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1915. u32 ptr; /* SRAM byte address of log data */
  1916. u32 ev, time, data; /* event log data */
  1917. unsigned long reg_flags;
  1918. if (num_events == 0)
  1919. return pos;
  1920. if (priv->ucode_type == UCODE_INIT)
  1921. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1922. else
  1923. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1924. if (mode == 0)
  1925. event_size = 2 * sizeof(u32);
  1926. else
  1927. event_size = 3 * sizeof(u32);
  1928. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1929. /* Make sure device is powered up for SRAM reads */
  1930. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1931. iwl_grab_nic_access(priv);
  1932. /* Set starting address; reads will auto-increment */
  1933. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1934. rmb();
  1935. /* "time" is actually "data" for mode 0 (no timestamp).
  1936. * place event id # at far right for easier visual parsing. */
  1937. for (i = 0; i < num_events; i++) {
  1938. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1939. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1940. if (mode == 0) {
  1941. /* data, ev */
  1942. if (bufsz) {
  1943. pos += scnprintf(*buf + pos, bufsz - pos,
  1944. "EVT_LOG:0x%08x:%04u\n",
  1945. time, ev);
  1946. } else {
  1947. trace_iwlwifi_dev_ucode_event(priv, 0,
  1948. time, ev);
  1949. IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n",
  1950. time, ev);
  1951. }
  1952. } else {
  1953. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1954. if (bufsz) {
  1955. pos += scnprintf(*buf + pos, bufsz - pos,
  1956. "EVT_LOGT:%010u:0x%08x:%04u\n",
  1957. time, data, ev);
  1958. } else {
  1959. IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
  1960. time, data, ev);
  1961. trace_iwlwifi_dev_ucode_event(priv, time,
  1962. data, ev);
  1963. }
  1964. }
  1965. }
  1966. /* Allow device to power down */
  1967. iwl_release_nic_access(priv);
  1968. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1969. return pos;
  1970. }
  1971. /**
  1972. * iwl_print_last_event_logs - Dump the newest # of event log to syslog
  1973. */
  1974. static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1975. u32 num_wraps, u32 next_entry,
  1976. u32 size, u32 mode,
  1977. int pos, char **buf, size_t bufsz)
  1978. {
  1979. /*
  1980. * display the newest DEFAULT_LOG_ENTRIES entries
  1981. * i.e the entries just before the next ont that uCode would fill.
  1982. */
  1983. if (num_wraps) {
  1984. if (next_entry < size) {
  1985. pos = iwl_print_event_log(priv,
  1986. capacity - (size - next_entry),
  1987. size - next_entry, mode,
  1988. pos, buf, bufsz);
  1989. pos = iwl_print_event_log(priv, 0,
  1990. next_entry, mode,
  1991. pos, buf, bufsz);
  1992. } else
  1993. pos = iwl_print_event_log(priv, next_entry - size,
  1994. size, mode, pos, buf, bufsz);
  1995. } else {
  1996. if (next_entry < size) {
  1997. pos = iwl_print_event_log(priv, 0, next_entry,
  1998. mode, pos, buf, bufsz);
  1999. } else {
  2000. pos = iwl_print_event_log(priv, next_entry - size,
  2001. size, mode, pos, buf, bufsz);
  2002. }
  2003. }
  2004. return pos;
  2005. }
  2006. #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20)
  2007. int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  2008. char **buf, bool display)
  2009. {
  2010. u32 base; /* SRAM byte address of event log header */
  2011. u32 capacity; /* event log capacity in # entries */
  2012. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  2013. u32 num_wraps; /* # times uCode wrapped to top of log */
  2014. u32 next_entry; /* index of next entry to be written by uCode */
  2015. u32 size; /* # entries that we'll print */
  2016. int pos = 0;
  2017. size_t bufsz = 0;
  2018. if (priv->ucode_type == UCODE_INIT)
  2019. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  2020. else
  2021. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  2022. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  2023. IWL_ERR(priv,
  2024. "Invalid event log pointer 0x%08X for %s uCode\n",
  2025. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  2026. return -EINVAL;
  2027. }
  2028. /* event log header */
  2029. capacity = iwl_read_targ_mem(priv, base);
  2030. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  2031. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  2032. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  2033. if (capacity > priv->cfg->max_event_log_size) {
  2034. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  2035. capacity, priv->cfg->max_event_log_size);
  2036. capacity = priv->cfg->max_event_log_size;
  2037. }
  2038. if (next_entry > priv->cfg->max_event_log_size) {
  2039. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  2040. next_entry, priv->cfg->max_event_log_size);
  2041. next_entry = priv->cfg->max_event_log_size;
  2042. }
  2043. size = num_wraps ? capacity : next_entry;
  2044. /* bail out if nothing in log */
  2045. if (size == 0) {
  2046. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  2047. return pos;
  2048. }
  2049. #ifdef CONFIG_IWLWIFI_DEBUG
  2050. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  2051. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  2052. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  2053. #else
  2054. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  2055. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  2056. #endif
  2057. IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n",
  2058. size);
  2059. #ifdef CONFIG_IWLWIFI_DEBUG
  2060. if (display) {
  2061. if (full_log)
  2062. bufsz = capacity * 48;
  2063. else
  2064. bufsz = size * 48;
  2065. *buf = kmalloc(bufsz, GFP_KERNEL);
  2066. if (!*buf)
  2067. return -ENOMEM;
  2068. }
  2069. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  2070. /*
  2071. * if uCode has wrapped back to top of log,
  2072. * start at the oldest entry,
  2073. * i.e the next one that uCode would fill.
  2074. */
  2075. if (num_wraps)
  2076. pos = iwl_print_event_log(priv, next_entry,
  2077. capacity - next_entry, mode,
  2078. pos, buf, bufsz);
  2079. /* (then/else) start at top of log */
  2080. pos = iwl_print_event_log(priv, 0,
  2081. next_entry, mode, pos, buf, bufsz);
  2082. } else
  2083. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  2084. next_entry, size, mode,
  2085. pos, buf, bufsz);
  2086. #else
  2087. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  2088. next_entry, size, mode,
  2089. pos, buf, bufsz);
  2090. #endif
  2091. return pos;
  2092. }
  2093. /**
  2094. * iwl_alive_start - called after REPLY_ALIVE notification received
  2095. * from protocol/runtime uCode (initialization uCode's
  2096. * Alive gets handled by iwl_init_alive_start()).
  2097. */
  2098. static void iwl_alive_start(struct iwl_priv *priv)
  2099. {
  2100. int ret = 0;
  2101. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  2102. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  2103. /* We had an error bringing up the hardware, so take it
  2104. * all the way back down so we can try again */
  2105. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  2106. goto restart;
  2107. }
  2108. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  2109. * This is a paranoid check, because we would not have gotten the
  2110. * "runtime" alive if code weren't properly loaded. */
  2111. if (iwl_verify_ucode(priv)) {
  2112. /* Runtime instruction load was bad;
  2113. * take it all the way back down so we can try again */
  2114. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  2115. goto restart;
  2116. }
  2117. ret = priv->cfg->ops->lib->alive_notify(priv);
  2118. if (ret) {
  2119. IWL_WARN(priv,
  2120. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  2121. goto restart;
  2122. }
  2123. /* After the ALIVE response, we can send host commands to the uCode */
  2124. set_bit(STATUS_ALIVE, &priv->status);
  2125. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  2126. /* Enable timer to monitor the driver queues */
  2127. mod_timer(&priv->monitor_recover,
  2128. jiffies +
  2129. msecs_to_jiffies(priv->cfg->monitor_recover_period));
  2130. }
  2131. if (iwl_is_rfkill(priv))
  2132. return;
  2133. ieee80211_wake_queues(priv->hw);
  2134. priv->active_rate = IWL_RATES_MASK;
  2135. /* Configure Tx antenna selection based on H/W config */
  2136. if (priv->cfg->ops->hcmd->set_tx_ant)
  2137. priv->cfg->ops->hcmd->set_tx_ant(priv, priv->cfg->valid_tx_ant);
  2138. if (iwl_is_associated(priv)) {
  2139. struct iwl_rxon_cmd *active_rxon =
  2140. (struct iwl_rxon_cmd *)&priv->active_rxon;
  2141. /* apply any changes in staging */
  2142. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2143. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2144. } else {
  2145. /* Initialize our rx_config data */
  2146. iwl_connection_init_rx_config(priv, NULL);
  2147. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2148. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2149. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  2150. }
  2151. /* Configure Bluetooth device coexistence support */
  2152. priv->cfg->ops->hcmd->send_bt_config(priv);
  2153. iwl_reset_run_time_calib(priv);
  2154. /* Configure the adapter for unassociated operation */
  2155. iwlcore_commit_rxon(priv);
  2156. /* At this point, the NIC is initialized and operational */
  2157. iwl_rf_kill_ct_config(priv);
  2158. iwl_leds_init(priv);
  2159. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2160. set_bit(STATUS_READY, &priv->status);
  2161. wake_up_interruptible(&priv->wait_command_queue);
  2162. iwl_power_update_mode(priv, true);
  2163. IWL_DEBUG_INFO(priv, "Updated power mode\n");
  2164. return;
  2165. restart:
  2166. queue_work(priv->workqueue, &priv->restart);
  2167. }
  2168. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  2169. static void __iwl_down(struct iwl_priv *priv)
  2170. {
  2171. unsigned long flags;
  2172. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  2173. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2174. if (!exit_pending)
  2175. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2176. iwl_clear_ucode_stations(priv);
  2177. iwl_dealloc_bcast_station(priv);
  2178. iwl_clear_driver_stations(priv);
  2179. /* Unblock any waiting calls */
  2180. wake_up_interruptible_all(&priv->wait_command_queue);
  2181. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2182. * exiting the module */
  2183. if (!exit_pending)
  2184. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2185. /* stop and reset the on-board processor */
  2186. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2187. /* tell the device to stop sending interrupts */
  2188. spin_lock_irqsave(&priv->lock, flags);
  2189. iwl_disable_interrupts(priv);
  2190. spin_unlock_irqrestore(&priv->lock, flags);
  2191. iwl_synchronize_irq(priv);
  2192. if (priv->mac80211_registered)
  2193. ieee80211_stop_queues(priv->hw);
  2194. /* If we have not previously called iwl_init() then
  2195. * clear all bits but the RF Kill bit and return */
  2196. if (!iwl_is_init(priv)) {
  2197. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2198. STATUS_RF_KILL_HW |
  2199. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2200. STATUS_GEO_CONFIGURED |
  2201. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2202. STATUS_EXIT_PENDING;
  2203. goto exit;
  2204. }
  2205. /* ...otherwise clear out all the status bits but the RF Kill
  2206. * bit and continue taking the NIC down. */
  2207. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2208. STATUS_RF_KILL_HW |
  2209. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2210. STATUS_GEO_CONFIGURED |
  2211. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2212. STATUS_FW_ERROR |
  2213. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2214. STATUS_EXIT_PENDING;
  2215. /* device going down, Stop using ICT table */
  2216. iwl_disable_ict(priv);
  2217. iwlagn_txq_ctx_stop(priv);
  2218. iwlagn_rxq_stop(priv);
  2219. /* Power-down device's busmaster DMA clocks */
  2220. iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  2221. udelay(5);
  2222. /* Make sure (redundant) we've released our request to stay awake */
  2223. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  2224. /* Stop the device, and put it in low power state */
  2225. priv->cfg->ops->lib->apm_ops.stop(priv);
  2226. exit:
  2227. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2228. if (priv->ibss_beacon)
  2229. dev_kfree_skb(priv->ibss_beacon);
  2230. priv->ibss_beacon = NULL;
  2231. /* clear out any free frames */
  2232. iwl_clear_free_frames(priv);
  2233. }
  2234. static void iwl_down(struct iwl_priv *priv)
  2235. {
  2236. mutex_lock(&priv->mutex);
  2237. __iwl_down(priv);
  2238. mutex_unlock(&priv->mutex);
  2239. iwl_cancel_deferred_work(priv);
  2240. }
  2241. #define HW_READY_TIMEOUT (50)
  2242. static int iwl_set_hw_ready(struct iwl_priv *priv)
  2243. {
  2244. int ret = 0;
  2245. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  2246. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
  2247. /* See if we got it */
  2248. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  2249. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  2250. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  2251. HW_READY_TIMEOUT);
  2252. if (ret != -ETIMEDOUT)
  2253. priv->hw_ready = true;
  2254. else
  2255. priv->hw_ready = false;
  2256. IWL_DEBUG_INFO(priv, "hardware %s\n",
  2257. (priv->hw_ready == 1) ? "ready" : "not ready");
  2258. return ret;
  2259. }
  2260. static int iwl_prepare_card_hw(struct iwl_priv *priv)
  2261. {
  2262. int ret = 0;
  2263. IWL_DEBUG_INFO(priv, "iwl_prepare_card_hw enter\n");
  2264. ret = iwl_set_hw_ready(priv);
  2265. if (priv->hw_ready)
  2266. return ret;
  2267. /* If HW is not ready, prepare the conditions to check again */
  2268. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  2269. CSR_HW_IF_CONFIG_REG_PREPARE);
  2270. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  2271. ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
  2272. CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
  2273. /* HW should be ready by now, check again. */
  2274. if (ret != -ETIMEDOUT)
  2275. iwl_set_hw_ready(priv);
  2276. return ret;
  2277. }
  2278. #define MAX_HW_RESTARTS 5
  2279. static int __iwl_up(struct iwl_priv *priv)
  2280. {
  2281. int i;
  2282. int ret;
  2283. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2284. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2285. return -EIO;
  2286. }
  2287. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2288. IWL_ERR(priv, "ucode not available for device bringup\n");
  2289. return -EIO;
  2290. }
  2291. ret = iwl_alloc_bcast_station(priv, true);
  2292. if (ret)
  2293. return ret;
  2294. iwl_prepare_card_hw(priv);
  2295. if (!priv->hw_ready) {
  2296. IWL_WARN(priv, "Exit HW not ready\n");
  2297. return -EIO;
  2298. }
  2299. /* If platform's RF_KILL switch is NOT set to KILL */
  2300. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2301. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2302. else
  2303. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2304. if (iwl_is_rfkill(priv)) {
  2305. wiphy_rfkill_set_hw_state(priv->hw->wiphy, true);
  2306. iwl_enable_interrupts(priv);
  2307. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2308. return 0;
  2309. }
  2310. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2311. ret = iwlagn_hw_nic_init(priv);
  2312. if (ret) {
  2313. IWL_ERR(priv, "Unable to init nic\n");
  2314. return ret;
  2315. }
  2316. /* make sure rfkill handshake bits are cleared */
  2317. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2318. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2319. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2320. /* clear (again), then enable host interrupts */
  2321. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2322. iwl_enable_interrupts(priv);
  2323. /* really make sure rfkill handshake bits are cleared */
  2324. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2325. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2326. /* Copy original ucode data image from disk into backup cache.
  2327. * This will be used to initialize the on-board processor's
  2328. * data SRAM for a clean start when the runtime program first loads. */
  2329. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2330. priv->ucode_data.len);
  2331. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2332. /* load bootstrap state machine,
  2333. * load bootstrap program into processor's memory,
  2334. * prepare to load the "initialize" uCode */
  2335. ret = priv->cfg->ops->lib->load_ucode(priv);
  2336. if (ret) {
  2337. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  2338. ret);
  2339. continue;
  2340. }
  2341. /* start card; "initialize" will load runtime ucode */
  2342. iwl_nic_start(priv);
  2343. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2344. return 0;
  2345. }
  2346. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2347. __iwl_down(priv);
  2348. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2349. /* tried to restart and config the device for as long as our
  2350. * patience could withstand */
  2351. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2352. return -EIO;
  2353. }
  2354. /*****************************************************************************
  2355. *
  2356. * Workqueue callbacks
  2357. *
  2358. *****************************************************************************/
  2359. static void iwl_bg_init_alive_start(struct work_struct *data)
  2360. {
  2361. struct iwl_priv *priv =
  2362. container_of(data, struct iwl_priv, init_alive_start.work);
  2363. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2364. return;
  2365. mutex_lock(&priv->mutex);
  2366. priv->cfg->ops->lib->init_alive_start(priv);
  2367. mutex_unlock(&priv->mutex);
  2368. }
  2369. static void iwl_bg_alive_start(struct work_struct *data)
  2370. {
  2371. struct iwl_priv *priv =
  2372. container_of(data, struct iwl_priv, alive_start.work);
  2373. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2374. return;
  2375. /* enable dram interrupt */
  2376. iwl_reset_ict(priv);
  2377. mutex_lock(&priv->mutex);
  2378. iwl_alive_start(priv);
  2379. mutex_unlock(&priv->mutex);
  2380. }
  2381. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  2382. {
  2383. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  2384. run_time_calib_work);
  2385. mutex_lock(&priv->mutex);
  2386. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  2387. test_bit(STATUS_SCANNING, &priv->status)) {
  2388. mutex_unlock(&priv->mutex);
  2389. return;
  2390. }
  2391. if (priv->start_calib) {
  2392. iwl_chain_noise_calibration(priv, &priv->statistics);
  2393. iwl_sensitivity_calibration(priv, &priv->statistics);
  2394. }
  2395. mutex_unlock(&priv->mutex);
  2396. }
  2397. static void iwl_bg_restart(struct work_struct *data)
  2398. {
  2399. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2400. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2401. return;
  2402. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2403. mutex_lock(&priv->mutex);
  2404. priv->vif = NULL;
  2405. priv->is_open = 0;
  2406. mutex_unlock(&priv->mutex);
  2407. iwl_down(priv);
  2408. ieee80211_restart_hw(priv->hw);
  2409. } else {
  2410. iwl_down(priv);
  2411. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2412. return;
  2413. mutex_lock(&priv->mutex);
  2414. __iwl_up(priv);
  2415. mutex_unlock(&priv->mutex);
  2416. }
  2417. }
  2418. static void iwl_bg_rx_replenish(struct work_struct *data)
  2419. {
  2420. struct iwl_priv *priv =
  2421. container_of(data, struct iwl_priv, rx_replenish);
  2422. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2423. return;
  2424. mutex_lock(&priv->mutex);
  2425. iwlagn_rx_replenish(priv);
  2426. mutex_unlock(&priv->mutex);
  2427. }
  2428. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2429. void iwl_post_associate(struct iwl_priv *priv, struct ieee80211_vif *vif)
  2430. {
  2431. struct ieee80211_conf *conf = NULL;
  2432. int ret = 0;
  2433. if (!vif || !priv->is_open)
  2434. return;
  2435. if (vif->type == NL80211_IFTYPE_AP) {
  2436. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2437. return;
  2438. }
  2439. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2440. return;
  2441. iwl_scan_cancel_timeout(priv, 200);
  2442. conf = ieee80211_get_hw_conf(priv->hw);
  2443. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2444. iwlcore_commit_rxon(priv);
  2445. iwl_setup_rxon_timing(priv, vif);
  2446. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2447. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2448. if (ret)
  2449. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2450. "Attempting to continue.\n");
  2451. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2452. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2453. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2454. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2455. priv->staging_rxon.assoc_id = cpu_to_le16(vif->bss_conf.aid);
  2456. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2457. vif->bss_conf.aid, vif->bss_conf.beacon_int);
  2458. if (vif->bss_conf.assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2459. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2460. else
  2461. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2462. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2463. if (vif->bss_conf.assoc_capability &
  2464. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2465. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2466. else
  2467. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2468. if (vif->type == NL80211_IFTYPE_ADHOC)
  2469. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2470. }
  2471. iwlcore_commit_rxon(priv);
  2472. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2473. vif->bss_conf.aid, priv->active_rxon.bssid_addr);
  2474. switch (vif->type) {
  2475. case NL80211_IFTYPE_STATION:
  2476. break;
  2477. case NL80211_IFTYPE_ADHOC:
  2478. iwl_send_beacon_cmd(priv);
  2479. break;
  2480. default:
  2481. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2482. __func__, vif->type);
  2483. break;
  2484. }
  2485. /* the chain noise calibration will enabled PM upon completion
  2486. * If chain noise has already been run, then we need to enable
  2487. * power management here */
  2488. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  2489. iwl_power_update_mode(priv, false);
  2490. /* Enable Rx differential gain and sensitivity calibrations */
  2491. iwl_chain_noise_reset(priv);
  2492. priv->start_calib = 1;
  2493. }
  2494. /*****************************************************************************
  2495. *
  2496. * mac80211 entry point functions
  2497. *
  2498. *****************************************************************************/
  2499. #define UCODE_READY_TIMEOUT (4 * HZ)
  2500. /*
  2501. * Not a mac80211 entry point function, but it fits in with all the
  2502. * other mac80211 functions grouped here.
  2503. */
  2504. static int iwl_mac_setup_register(struct iwl_priv *priv,
  2505. struct iwlagn_ucode_capabilities *capa)
  2506. {
  2507. int ret;
  2508. struct ieee80211_hw *hw = priv->hw;
  2509. hw->rate_control_algorithm = "iwl-agn-rs";
  2510. /* Tell mac80211 our characteristics */
  2511. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  2512. IEEE80211_HW_AMPDU_AGGREGATION |
  2513. IEEE80211_HW_SPECTRUM_MGMT;
  2514. if (!priv->cfg->broken_powersave)
  2515. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  2516. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  2517. if (priv->cfg->sku & IWL_SKU_N)
  2518. hw->flags |= IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS |
  2519. IEEE80211_HW_SUPPORTS_STATIC_SMPS;
  2520. hw->sta_data_size = sizeof(struct iwl_station_priv);
  2521. hw->vif_data_size = sizeof(struct iwl_vif_priv);
  2522. hw->wiphy->interface_modes =
  2523. BIT(NL80211_IFTYPE_STATION) |
  2524. BIT(NL80211_IFTYPE_ADHOC);
  2525. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  2526. WIPHY_FLAG_DISABLE_BEACON_HINTS;
  2527. /*
  2528. * For now, disable PS by default because it affects
  2529. * RX performance significantly.
  2530. */
  2531. hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2532. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
  2533. /* we create the 802.11 header and a zero-length SSID element */
  2534. hw->wiphy->max_scan_ie_len = capa->max_probe_length - 24 - 2;
  2535. /* Default value; 4 EDCA QOS priorities */
  2536. hw->queues = 4;
  2537. hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
  2538. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  2539. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  2540. &priv->bands[IEEE80211_BAND_2GHZ];
  2541. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  2542. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  2543. &priv->bands[IEEE80211_BAND_5GHZ];
  2544. ret = ieee80211_register_hw(priv->hw);
  2545. if (ret) {
  2546. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  2547. return ret;
  2548. }
  2549. priv->mac80211_registered = 1;
  2550. return 0;
  2551. }
  2552. static int iwl_mac_start(struct ieee80211_hw *hw)
  2553. {
  2554. struct iwl_priv *priv = hw->priv;
  2555. int ret;
  2556. IWL_DEBUG_MAC80211(priv, "enter\n");
  2557. /* we should be verifying the device is ready to be opened */
  2558. mutex_lock(&priv->mutex);
  2559. ret = __iwl_up(priv);
  2560. mutex_unlock(&priv->mutex);
  2561. if (ret)
  2562. return ret;
  2563. if (iwl_is_rfkill(priv))
  2564. goto out;
  2565. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  2566. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  2567. * mac80211 will not be run successfully. */
  2568. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2569. test_bit(STATUS_READY, &priv->status),
  2570. UCODE_READY_TIMEOUT);
  2571. if (!ret) {
  2572. if (!test_bit(STATUS_READY, &priv->status)) {
  2573. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  2574. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2575. return -ETIMEDOUT;
  2576. }
  2577. }
  2578. iwl_led_start(priv);
  2579. out:
  2580. priv->is_open = 1;
  2581. IWL_DEBUG_MAC80211(priv, "leave\n");
  2582. return 0;
  2583. }
  2584. static void iwl_mac_stop(struct ieee80211_hw *hw)
  2585. {
  2586. struct iwl_priv *priv = hw->priv;
  2587. IWL_DEBUG_MAC80211(priv, "enter\n");
  2588. if (!priv->is_open)
  2589. return;
  2590. priv->is_open = 0;
  2591. if (iwl_is_ready_rf(priv) || test_bit(STATUS_SCAN_HW, &priv->status)) {
  2592. /* stop mac, cancel any scan request and clear
  2593. * RXON_FILTER_ASSOC_MSK BIT
  2594. */
  2595. mutex_lock(&priv->mutex);
  2596. iwl_scan_cancel_timeout(priv, 100);
  2597. mutex_unlock(&priv->mutex);
  2598. }
  2599. iwl_down(priv);
  2600. flush_workqueue(priv->workqueue);
  2601. /* enable interrupts again in order to receive rfkill changes */
  2602. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2603. iwl_enable_interrupts(priv);
  2604. IWL_DEBUG_MAC80211(priv, "leave\n");
  2605. }
  2606. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2607. {
  2608. struct iwl_priv *priv = hw->priv;
  2609. IWL_DEBUG_MACDUMP(priv, "enter\n");
  2610. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2611. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2612. if (iwlagn_tx_skb(priv, skb))
  2613. dev_kfree_skb_any(skb);
  2614. IWL_DEBUG_MACDUMP(priv, "leave\n");
  2615. return NETDEV_TX_OK;
  2616. }
  2617. void iwl_config_ap(struct iwl_priv *priv, struct ieee80211_vif *vif)
  2618. {
  2619. int ret = 0;
  2620. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2621. return;
  2622. /* The following should be done only at AP bring up */
  2623. if (!iwl_is_associated(priv)) {
  2624. /* RXON - unassoc (to set timing command) */
  2625. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2626. iwlcore_commit_rxon(priv);
  2627. /* RXON Timing */
  2628. iwl_setup_rxon_timing(priv, vif);
  2629. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2630. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2631. if (ret)
  2632. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2633. "Attempting to continue.\n");
  2634. /* AP has all antennas */
  2635. priv->chain_noise_data.active_chains =
  2636. priv->hw_params.valid_rx_ant;
  2637. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2638. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2639. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2640. priv->staging_rxon.assoc_id = 0;
  2641. if (vif->bss_conf.assoc_capability &
  2642. WLAN_CAPABILITY_SHORT_PREAMBLE)
  2643. priv->staging_rxon.flags |=
  2644. RXON_FLG_SHORT_PREAMBLE_MSK;
  2645. else
  2646. priv->staging_rxon.flags &=
  2647. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2648. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2649. if (vif->bss_conf.assoc_capability &
  2650. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2651. priv->staging_rxon.flags |=
  2652. RXON_FLG_SHORT_SLOT_MSK;
  2653. else
  2654. priv->staging_rxon.flags &=
  2655. ~RXON_FLG_SHORT_SLOT_MSK;
  2656. if (vif->type == NL80211_IFTYPE_ADHOC)
  2657. priv->staging_rxon.flags &=
  2658. ~RXON_FLG_SHORT_SLOT_MSK;
  2659. }
  2660. /* restore RXON assoc */
  2661. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2662. iwlcore_commit_rxon(priv);
  2663. }
  2664. iwl_send_beacon_cmd(priv);
  2665. /* FIXME - we need to add code here to detect a totally new
  2666. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2667. * clear sta table, add BCAST sta... */
  2668. }
  2669. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2670. struct ieee80211_vif *vif,
  2671. struct ieee80211_key_conf *keyconf,
  2672. struct ieee80211_sta *sta,
  2673. u32 iv32, u16 *phase1key)
  2674. {
  2675. struct iwl_priv *priv = hw->priv;
  2676. IWL_DEBUG_MAC80211(priv, "enter\n");
  2677. iwl_update_tkip_key(priv, keyconf, sta,
  2678. iv32, phase1key);
  2679. IWL_DEBUG_MAC80211(priv, "leave\n");
  2680. }
  2681. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2682. struct ieee80211_vif *vif,
  2683. struct ieee80211_sta *sta,
  2684. struct ieee80211_key_conf *key)
  2685. {
  2686. struct iwl_priv *priv = hw->priv;
  2687. int ret;
  2688. u8 sta_id;
  2689. bool is_default_wep_key = false;
  2690. IWL_DEBUG_MAC80211(priv, "enter\n");
  2691. if (priv->cfg->mod_params->sw_crypto) {
  2692. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2693. return -EOPNOTSUPP;
  2694. }
  2695. if (sta) {
  2696. sta_id = iwl_sta_id(sta);
  2697. if (sta_id == IWL_INVALID_STATION) {
  2698. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2699. sta->addr);
  2700. return -EINVAL;
  2701. }
  2702. } else {
  2703. sta_id = priv->hw_params.bcast_sta_id;
  2704. }
  2705. mutex_lock(&priv->mutex);
  2706. iwl_scan_cancel_timeout(priv, 100);
  2707. /*
  2708. * If we are getting WEP group key and we didn't receive any key mapping
  2709. * so far, we are in legacy wep mode (group key only), otherwise we are
  2710. * in 1X mode.
  2711. * In legacy wep mode, we use another host command to the uCode.
  2712. */
  2713. if (key->alg == ALG_WEP && !sta && vif->type != NL80211_IFTYPE_AP) {
  2714. if (cmd == SET_KEY)
  2715. is_default_wep_key = !priv->key_mapping_key;
  2716. else
  2717. is_default_wep_key =
  2718. (key->hw_key_idx == HW_KEY_DEFAULT);
  2719. }
  2720. switch (cmd) {
  2721. case SET_KEY:
  2722. if (is_default_wep_key)
  2723. ret = iwl_set_default_wep_key(priv, key);
  2724. else
  2725. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2726. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2727. break;
  2728. case DISABLE_KEY:
  2729. if (is_default_wep_key)
  2730. ret = iwl_remove_default_wep_key(priv, key);
  2731. else
  2732. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2733. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2734. break;
  2735. default:
  2736. ret = -EINVAL;
  2737. }
  2738. mutex_unlock(&priv->mutex);
  2739. IWL_DEBUG_MAC80211(priv, "leave\n");
  2740. return ret;
  2741. }
  2742. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2743. struct ieee80211_vif *vif,
  2744. enum ieee80211_ampdu_mlme_action action,
  2745. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2746. {
  2747. struct iwl_priv *priv = hw->priv;
  2748. int ret;
  2749. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2750. sta->addr, tid);
  2751. if (!(priv->cfg->sku & IWL_SKU_N))
  2752. return -EACCES;
  2753. switch (action) {
  2754. case IEEE80211_AMPDU_RX_START:
  2755. IWL_DEBUG_HT(priv, "start Rx\n");
  2756. return iwl_sta_rx_agg_start(priv, sta, tid, *ssn);
  2757. case IEEE80211_AMPDU_RX_STOP:
  2758. IWL_DEBUG_HT(priv, "stop Rx\n");
  2759. ret = iwl_sta_rx_agg_stop(priv, sta, tid);
  2760. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2761. return 0;
  2762. else
  2763. return ret;
  2764. case IEEE80211_AMPDU_TX_START:
  2765. IWL_DEBUG_HT(priv, "start Tx\n");
  2766. ret = iwlagn_tx_agg_start(priv, vif, sta, tid, ssn);
  2767. if (ret == 0) {
  2768. priv->_agn.agg_tids_count++;
  2769. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2770. priv->_agn.agg_tids_count);
  2771. }
  2772. return ret;
  2773. case IEEE80211_AMPDU_TX_STOP:
  2774. IWL_DEBUG_HT(priv, "stop Tx\n");
  2775. ret = iwlagn_tx_agg_stop(priv, vif, sta, tid);
  2776. if ((ret == 0) && (priv->_agn.agg_tids_count > 0)) {
  2777. priv->_agn.agg_tids_count--;
  2778. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2779. priv->_agn.agg_tids_count);
  2780. }
  2781. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2782. return 0;
  2783. else
  2784. return ret;
  2785. case IEEE80211_AMPDU_TX_OPERATIONAL:
  2786. /* do nothing */
  2787. return -EOPNOTSUPP;
  2788. default:
  2789. IWL_DEBUG_HT(priv, "unknown\n");
  2790. return -EINVAL;
  2791. break;
  2792. }
  2793. return 0;
  2794. }
  2795. static void iwl_mac_sta_notify(struct ieee80211_hw *hw,
  2796. struct ieee80211_vif *vif,
  2797. enum sta_notify_cmd cmd,
  2798. struct ieee80211_sta *sta)
  2799. {
  2800. struct iwl_priv *priv = hw->priv;
  2801. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2802. int sta_id;
  2803. switch (cmd) {
  2804. case STA_NOTIFY_SLEEP:
  2805. WARN_ON(!sta_priv->client);
  2806. sta_priv->asleep = true;
  2807. if (atomic_read(&sta_priv->pending_frames) > 0)
  2808. ieee80211_sta_block_awake(hw, sta, true);
  2809. break;
  2810. case STA_NOTIFY_AWAKE:
  2811. WARN_ON(!sta_priv->client);
  2812. if (!sta_priv->asleep)
  2813. break;
  2814. sta_priv->asleep = false;
  2815. sta_id = iwl_sta_id(sta);
  2816. if (sta_id != IWL_INVALID_STATION)
  2817. iwl_sta_modify_ps_wake(priv, sta_id);
  2818. break;
  2819. default:
  2820. break;
  2821. }
  2822. }
  2823. static int iwlagn_mac_sta_add(struct ieee80211_hw *hw,
  2824. struct ieee80211_vif *vif,
  2825. struct ieee80211_sta *sta)
  2826. {
  2827. struct iwl_priv *priv = hw->priv;
  2828. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2829. bool is_ap = vif->type == NL80211_IFTYPE_STATION;
  2830. int ret;
  2831. u8 sta_id;
  2832. IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
  2833. sta->addr);
  2834. mutex_lock(&priv->mutex);
  2835. IWL_DEBUG_INFO(priv, "proceeding to add station %pM\n",
  2836. sta->addr);
  2837. sta_priv->common.sta_id = IWL_INVALID_STATION;
  2838. atomic_set(&sta_priv->pending_frames, 0);
  2839. if (vif->type == NL80211_IFTYPE_AP)
  2840. sta_priv->client = true;
  2841. ret = iwl_add_station_common(priv, sta->addr, is_ap, &sta->ht_cap,
  2842. &sta_id);
  2843. if (ret) {
  2844. IWL_ERR(priv, "Unable to add station %pM (%d)\n",
  2845. sta->addr, ret);
  2846. /* Should we return success if return code is EEXIST ? */
  2847. mutex_unlock(&priv->mutex);
  2848. return ret;
  2849. }
  2850. sta_priv->common.sta_id = sta_id;
  2851. /* Initialize rate scaling */
  2852. IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
  2853. sta->addr);
  2854. iwl_rs_rate_init(priv, sta, sta_id);
  2855. mutex_unlock(&priv->mutex);
  2856. return 0;
  2857. }
  2858. /*****************************************************************************
  2859. *
  2860. * driver setup and teardown
  2861. *
  2862. *****************************************************************************/
  2863. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2864. {
  2865. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2866. init_waitqueue_head(&priv->wait_command_queue);
  2867. INIT_WORK(&priv->restart, iwl_bg_restart);
  2868. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2869. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2870. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2871. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2872. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2873. iwl_setup_scan_deferred_work(priv);
  2874. if (priv->cfg->ops->lib->setup_deferred_work)
  2875. priv->cfg->ops->lib->setup_deferred_work(priv);
  2876. init_timer(&priv->statistics_periodic);
  2877. priv->statistics_periodic.data = (unsigned long)priv;
  2878. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2879. init_timer(&priv->ucode_trace);
  2880. priv->ucode_trace.data = (unsigned long)priv;
  2881. priv->ucode_trace.function = iwl_bg_ucode_trace;
  2882. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  2883. init_timer(&priv->monitor_recover);
  2884. priv->monitor_recover.data = (unsigned long)priv;
  2885. priv->monitor_recover.function =
  2886. priv->cfg->ops->lib->recover_from_tx_stall;
  2887. }
  2888. if (!priv->cfg->use_isr_legacy)
  2889. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2890. iwl_irq_tasklet, (unsigned long)priv);
  2891. else
  2892. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2893. iwl_irq_tasklet_legacy, (unsigned long)priv);
  2894. }
  2895. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2896. {
  2897. if (priv->cfg->ops->lib->cancel_deferred_work)
  2898. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2899. cancel_delayed_work_sync(&priv->init_alive_start);
  2900. cancel_delayed_work(&priv->scan_check);
  2901. cancel_work_sync(&priv->start_internal_scan);
  2902. cancel_delayed_work(&priv->alive_start);
  2903. cancel_work_sync(&priv->beacon_update);
  2904. del_timer_sync(&priv->statistics_periodic);
  2905. del_timer_sync(&priv->ucode_trace);
  2906. if (priv->cfg->ops->lib->recover_from_tx_stall)
  2907. del_timer_sync(&priv->monitor_recover);
  2908. }
  2909. static void iwl_init_hw_rates(struct iwl_priv *priv,
  2910. struct ieee80211_rate *rates)
  2911. {
  2912. int i;
  2913. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  2914. rates[i].bitrate = iwl_rates[i].ieee * 5;
  2915. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  2916. rates[i].hw_value_short = i;
  2917. rates[i].flags = 0;
  2918. if ((i >= IWL_FIRST_CCK_RATE) && (i <= IWL_LAST_CCK_RATE)) {
  2919. /*
  2920. * If CCK != 1M then set short preamble rate flag.
  2921. */
  2922. rates[i].flags |=
  2923. (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ?
  2924. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  2925. }
  2926. }
  2927. }
  2928. static int iwl_init_drv(struct iwl_priv *priv)
  2929. {
  2930. int ret;
  2931. priv->ibss_beacon = NULL;
  2932. spin_lock_init(&priv->sta_lock);
  2933. spin_lock_init(&priv->hcmd_lock);
  2934. INIT_LIST_HEAD(&priv->free_frames);
  2935. mutex_init(&priv->mutex);
  2936. mutex_init(&priv->sync_cmd_mutex);
  2937. priv->ieee_channels = NULL;
  2938. priv->ieee_rates = NULL;
  2939. priv->band = IEEE80211_BAND_2GHZ;
  2940. priv->iw_mode = NL80211_IFTYPE_STATION;
  2941. priv->current_ht_config.smps = IEEE80211_SMPS_STATIC;
  2942. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  2943. priv->_agn.agg_tids_count = 0;
  2944. /* initialize force reset */
  2945. priv->force_reset[IWL_RF_RESET].reset_duration =
  2946. IWL_DELAY_NEXT_FORCE_RF_RESET;
  2947. priv->force_reset[IWL_FW_RESET].reset_duration =
  2948. IWL_DELAY_NEXT_FORCE_FW_RELOAD;
  2949. /* Choose which receivers/antennas to use */
  2950. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2951. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2952. iwl_init_scan_params(priv);
  2953. /* Set the tx_power_user_lmt to the lowest power level
  2954. * this value will get overwritten by channel max power avg
  2955. * from eeprom */
  2956. priv->tx_power_user_lmt = IWLAGN_TX_POWER_TARGET_POWER_MIN;
  2957. ret = iwl_init_channel_map(priv);
  2958. if (ret) {
  2959. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  2960. goto err;
  2961. }
  2962. ret = iwlcore_init_geos(priv);
  2963. if (ret) {
  2964. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  2965. goto err_free_channel_map;
  2966. }
  2967. iwl_init_hw_rates(priv, priv->ieee_rates);
  2968. return 0;
  2969. err_free_channel_map:
  2970. iwl_free_channel_map(priv);
  2971. err:
  2972. return ret;
  2973. }
  2974. static void iwl_uninit_drv(struct iwl_priv *priv)
  2975. {
  2976. iwl_calib_free_results(priv);
  2977. iwlcore_free_geos(priv);
  2978. iwl_free_channel_map(priv);
  2979. kfree(priv->scan_cmd);
  2980. }
  2981. static struct ieee80211_ops iwl_hw_ops = {
  2982. .tx = iwl_mac_tx,
  2983. .start = iwl_mac_start,
  2984. .stop = iwl_mac_stop,
  2985. .add_interface = iwl_mac_add_interface,
  2986. .remove_interface = iwl_mac_remove_interface,
  2987. .config = iwl_mac_config,
  2988. .configure_filter = iwl_configure_filter,
  2989. .set_key = iwl_mac_set_key,
  2990. .update_tkip_key = iwl_mac_update_tkip_key,
  2991. .conf_tx = iwl_mac_conf_tx,
  2992. .reset_tsf = iwl_mac_reset_tsf,
  2993. .bss_info_changed = iwl_bss_info_changed,
  2994. .ampdu_action = iwl_mac_ampdu_action,
  2995. .hw_scan = iwl_mac_hw_scan,
  2996. .sta_notify = iwl_mac_sta_notify,
  2997. .sta_add = iwlagn_mac_sta_add,
  2998. .sta_remove = iwl_mac_sta_remove,
  2999. };
  3000. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3001. {
  3002. int err = 0;
  3003. struct iwl_priv *priv;
  3004. struct ieee80211_hw *hw;
  3005. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3006. unsigned long flags;
  3007. u16 pci_cmd;
  3008. /************************
  3009. * 1. Allocating HW data
  3010. ************************/
  3011. /* Disabling hardware scan means that mac80211 will perform scans
  3012. * "the hard way", rather than using device's scan. */
  3013. if (cfg->mod_params->disable_hw_scan) {
  3014. if (iwl_debug_level & IWL_DL_INFO)
  3015. dev_printk(KERN_DEBUG, &(pdev->dev),
  3016. "Disabling hw_scan\n");
  3017. iwl_hw_ops.hw_scan = NULL;
  3018. }
  3019. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  3020. if (!hw) {
  3021. err = -ENOMEM;
  3022. goto out;
  3023. }
  3024. priv = hw->priv;
  3025. /* At this point both hw and priv are allocated. */
  3026. SET_IEEE80211_DEV(hw, &pdev->dev);
  3027. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3028. priv->cfg = cfg;
  3029. priv->pci_dev = pdev;
  3030. priv->inta_mask = CSR_INI_SET_MASK;
  3031. #ifdef CONFIG_IWLWIFI_DEBUG
  3032. atomic_set(&priv->restrict_refcnt, 0);
  3033. #endif
  3034. if (iwl_alloc_traffic_mem(priv))
  3035. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  3036. /**************************
  3037. * 2. Initializing PCI bus
  3038. **************************/
  3039. if (pci_enable_device(pdev)) {
  3040. err = -ENODEV;
  3041. goto out_ieee80211_free_hw;
  3042. }
  3043. pci_set_master(pdev);
  3044. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  3045. if (!err)
  3046. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  3047. if (err) {
  3048. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3049. if (!err)
  3050. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3051. /* both attempts failed: */
  3052. if (err) {
  3053. IWL_WARN(priv, "No suitable DMA available.\n");
  3054. goto out_pci_disable_device;
  3055. }
  3056. }
  3057. err = pci_request_regions(pdev, DRV_NAME);
  3058. if (err)
  3059. goto out_pci_disable_device;
  3060. pci_set_drvdata(pdev, priv);
  3061. /***********************
  3062. * 3. Read REV register
  3063. ***********************/
  3064. priv->hw_base = pci_iomap(pdev, 0, 0);
  3065. if (!priv->hw_base) {
  3066. err = -ENODEV;
  3067. goto out_pci_release_regions;
  3068. }
  3069. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3070. (unsigned long long) pci_resource_len(pdev, 0));
  3071. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3072. /* these spin locks will be used in apm_ops.init and EEPROM access
  3073. * we should init now
  3074. */
  3075. spin_lock_init(&priv->reg_lock);
  3076. spin_lock_init(&priv->lock);
  3077. /*
  3078. * stop and reset the on-board processor just in case it is in a
  3079. * strange state ... like being left stranded by a primary kernel
  3080. * and this is now the kdump kernel trying to start up
  3081. */
  3082. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  3083. iwl_hw_detect(priv);
  3084. IWL_INFO(priv, "Detected %s, REV=0x%X\n",
  3085. priv->cfg->name, priv->hw_rev);
  3086. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3087. * PCI Tx retries from interfering with C3 CPU state */
  3088. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  3089. iwl_prepare_card_hw(priv);
  3090. if (!priv->hw_ready) {
  3091. IWL_WARN(priv, "Failed, HW not ready\n");
  3092. goto out_iounmap;
  3093. }
  3094. /*****************
  3095. * 4. Read EEPROM
  3096. *****************/
  3097. /* Read the EEPROM */
  3098. err = iwl_eeprom_init(priv);
  3099. if (err) {
  3100. IWL_ERR(priv, "Unable to init EEPROM\n");
  3101. goto out_iounmap;
  3102. }
  3103. err = iwl_eeprom_check_version(priv);
  3104. if (err)
  3105. goto out_free_eeprom;
  3106. /* extract MAC Address */
  3107. iwl_eeprom_get_mac(priv, priv->mac_addr);
  3108. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  3109. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3110. /************************
  3111. * 5. Setup HW constants
  3112. ************************/
  3113. if (iwl_set_hw_params(priv)) {
  3114. IWL_ERR(priv, "failed to set hw parameters\n");
  3115. goto out_free_eeprom;
  3116. }
  3117. /*******************
  3118. * 6. Setup priv
  3119. *******************/
  3120. err = iwl_init_drv(priv);
  3121. if (err)
  3122. goto out_free_eeprom;
  3123. /* At this point both hw and priv are initialized. */
  3124. /********************
  3125. * 7. Setup services
  3126. ********************/
  3127. spin_lock_irqsave(&priv->lock, flags);
  3128. iwl_disable_interrupts(priv);
  3129. spin_unlock_irqrestore(&priv->lock, flags);
  3130. pci_enable_msi(priv->pci_dev);
  3131. iwl_alloc_isr_ict(priv);
  3132. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  3133. IRQF_SHARED, DRV_NAME, priv);
  3134. if (err) {
  3135. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3136. goto out_disable_msi;
  3137. }
  3138. iwl_setup_deferred_work(priv);
  3139. iwl_setup_rx_handlers(priv);
  3140. /*********************************************
  3141. * 8. Enable interrupts and read RFKILL state
  3142. *********************************************/
  3143. /* enable interrupts if needed: hw bug w/a */
  3144. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  3145. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  3146. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  3147. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  3148. }
  3149. iwl_enable_interrupts(priv);
  3150. /* If platform's RF_KILL switch is NOT set to KILL */
  3151. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  3152. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3153. else
  3154. set_bit(STATUS_RF_KILL_HW, &priv->status);
  3155. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  3156. test_bit(STATUS_RF_KILL_HW, &priv->status));
  3157. iwl_power_initialize(priv);
  3158. iwl_tt_initialize(priv);
  3159. init_completion(&priv->_agn.firmware_loading_complete);
  3160. err = iwl_request_firmware(priv, true);
  3161. if (err)
  3162. goto out_destroy_workqueue;
  3163. return 0;
  3164. out_destroy_workqueue:
  3165. destroy_workqueue(priv->workqueue);
  3166. priv->workqueue = NULL;
  3167. free_irq(priv->pci_dev->irq, priv);
  3168. iwl_free_isr_ict(priv);
  3169. out_disable_msi:
  3170. pci_disable_msi(priv->pci_dev);
  3171. iwl_uninit_drv(priv);
  3172. out_free_eeprom:
  3173. iwl_eeprom_free(priv);
  3174. out_iounmap:
  3175. pci_iounmap(pdev, priv->hw_base);
  3176. out_pci_release_regions:
  3177. pci_set_drvdata(pdev, NULL);
  3178. pci_release_regions(pdev);
  3179. out_pci_disable_device:
  3180. pci_disable_device(pdev);
  3181. out_ieee80211_free_hw:
  3182. iwl_free_traffic_mem(priv);
  3183. ieee80211_free_hw(priv->hw);
  3184. out:
  3185. return err;
  3186. }
  3187. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  3188. {
  3189. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3190. unsigned long flags;
  3191. if (!priv)
  3192. return;
  3193. wait_for_completion(&priv->_agn.firmware_loading_complete);
  3194. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3195. iwl_dbgfs_unregister(priv);
  3196. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3197. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  3198. * to be called and iwl_down since we are removing the device
  3199. * we need to set STATUS_EXIT_PENDING bit.
  3200. */
  3201. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3202. if (priv->mac80211_registered) {
  3203. ieee80211_unregister_hw(priv->hw);
  3204. priv->mac80211_registered = 0;
  3205. } else {
  3206. iwl_down(priv);
  3207. }
  3208. /*
  3209. * Make sure device is reset to low power before unloading driver.
  3210. * This may be redundant with iwl_down(), but there are paths to
  3211. * run iwl_down() without calling apm_ops.stop(), and there are
  3212. * paths to avoid running iwl_down() at all before leaving driver.
  3213. * This (inexpensive) call *makes sure* device is reset.
  3214. */
  3215. priv->cfg->ops->lib->apm_ops.stop(priv);
  3216. iwl_tt_exit(priv);
  3217. /* make sure we flush any pending irq or
  3218. * tasklet for the driver
  3219. */
  3220. spin_lock_irqsave(&priv->lock, flags);
  3221. iwl_disable_interrupts(priv);
  3222. spin_unlock_irqrestore(&priv->lock, flags);
  3223. iwl_synchronize_irq(priv);
  3224. iwl_dealloc_ucode_pci(priv);
  3225. if (priv->rxq.bd)
  3226. iwlagn_rx_queue_free(priv, &priv->rxq);
  3227. iwlagn_hw_txq_ctx_free(priv);
  3228. iwl_eeprom_free(priv);
  3229. /*netif_stop_queue(dev); */
  3230. flush_workqueue(priv->workqueue);
  3231. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3232. * priv->workqueue... so we can't take down the workqueue
  3233. * until now... */
  3234. destroy_workqueue(priv->workqueue);
  3235. priv->workqueue = NULL;
  3236. iwl_free_traffic_mem(priv);
  3237. free_irq(priv->pci_dev->irq, priv);
  3238. pci_disable_msi(priv->pci_dev);
  3239. pci_iounmap(pdev, priv->hw_base);
  3240. pci_release_regions(pdev);
  3241. pci_disable_device(pdev);
  3242. pci_set_drvdata(pdev, NULL);
  3243. iwl_uninit_drv(priv);
  3244. iwl_free_isr_ict(priv);
  3245. if (priv->ibss_beacon)
  3246. dev_kfree_skb(priv->ibss_beacon);
  3247. ieee80211_free_hw(priv->hw);
  3248. }
  3249. /*****************************************************************************
  3250. *
  3251. * driver and module entry point
  3252. *
  3253. *****************************************************************************/
  3254. /* Hardware specific file defines the PCI IDs table for that hardware module */
  3255. static DEFINE_PCI_DEVICE_TABLE(iwl_hw_card_ids) = {
  3256. #ifdef CONFIG_IWL4965
  3257. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  3258. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  3259. #endif /* CONFIG_IWL4965 */
  3260. #ifdef CONFIG_IWL5000
  3261. /* 5100 Series WiFi */
  3262. {IWL_PCI_DEVICE(0x4232, 0x1201, iwl5100_agn_cfg)}, /* Mini Card */
  3263. {IWL_PCI_DEVICE(0x4232, 0x1301, iwl5100_agn_cfg)}, /* Half Mini Card */
  3264. {IWL_PCI_DEVICE(0x4232, 0x1204, iwl5100_agn_cfg)}, /* Mini Card */
  3265. {IWL_PCI_DEVICE(0x4232, 0x1304, iwl5100_agn_cfg)}, /* Half Mini Card */
  3266. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bgn_cfg)}, /* Mini Card */
  3267. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3268. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)}, /* Mini Card */
  3269. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)}, /* Half Mini Card */
  3270. {IWL_PCI_DEVICE(0x4232, 0x1221, iwl5100_agn_cfg)}, /* Mini Card */
  3271. {IWL_PCI_DEVICE(0x4232, 0x1321, iwl5100_agn_cfg)}, /* Half Mini Card */
  3272. {IWL_PCI_DEVICE(0x4232, 0x1224, iwl5100_agn_cfg)}, /* Mini Card */
  3273. {IWL_PCI_DEVICE(0x4232, 0x1324, iwl5100_agn_cfg)}, /* Half Mini Card */
  3274. {IWL_PCI_DEVICE(0x4232, 0x1225, iwl5100_bgn_cfg)}, /* Mini Card */
  3275. {IWL_PCI_DEVICE(0x4232, 0x1325, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3276. {IWL_PCI_DEVICE(0x4232, 0x1226, iwl5100_abg_cfg)}, /* Mini Card */
  3277. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)}, /* Half Mini Card */
  3278. {IWL_PCI_DEVICE(0x4237, 0x1211, iwl5100_agn_cfg)}, /* Mini Card */
  3279. {IWL_PCI_DEVICE(0x4237, 0x1311, iwl5100_agn_cfg)}, /* Half Mini Card */
  3280. {IWL_PCI_DEVICE(0x4237, 0x1214, iwl5100_agn_cfg)}, /* Mini Card */
  3281. {IWL_PCI_DEVICE(0x4237, 0x1314, iwl5100_agn_cfg)}, /* Half Mini Card */
  3282. {IWL_PCI_DEVICE(0x4237, 0x1215, iwl5100_bgn_cfg)}, /* Mini Card */
  3283. {IWL_PCI_DEVICE(0x4237, 0x1315, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3284. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)}, /* Mini Card */
  3285. {IWL_PCI_DEVICE(0x4237, 0x1316, iwl5100_abg_cfg)}, /* Half Mini Card */
  3286. /* 5300 Series WiFi */
  3287. {IWL_PCI_DEVICE(0x4235, 0x1021, iwl5300_agn_cfg)}, /* Mini Card */
  3288. {IWL_PCI_DEVICE(0x4235, 0x1121, iwl5300_agn_cfg)}, /* Half Mini Card */
  3289. {IWL_PCI_DEVICE(0x4235, 0x1024, iwl5300_agn_cfg)}, /* Mini Card */
  3290. {IWL_PCI_DEVICE(0x4235, 0x1124, iwl5300_agn_cfg)}, /* Half Mini Card */
  3291. {IWL_PCI_DEVICE(0x4235, 0x1001, iwl5300_agn_cfg)}, /* Mini Card */
  3292. {IWL_PCI_DEVICE(0x4235, 0x1101, iwl5300_agn_cfg)}, /* Half Mini Card */
  3293. {IWL_PCI_DEVICE(0x4235, 0x1004, iwl5300_agn_cfg)}, /* Mini Card */
  3294. {IWL_PCI_DEVICE(0x4235, 0x1104, iwl5300_agn_cfg)}, /* Half Mini Card */
  3295. {IWL_PCI_DEVICE(0x4236, 0x1011, iwl5300_agn_cfg)}, /* Mini Card */
  3296. {IWL_PCI_DEVICE(0x4236, 0x1111, iwl5300_agn_cfg)}, /* Half Mini Card */
  3297. {IWL_PCI_DEVICE(0x4236, 0x1014, iwl5300_agn_cfg)}, /* Mini Card */
  3298. {IWL_PCI_DEVICE(0x4236, 0x1114, iwl5300_agn_cfg)}, /* Half Mini Card */
  3299. /* 5350 Series WiFi/WiMax */
  3300. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)}, /* Mini Card */
  3301. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)}, /* Mini Card */
  3302. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)}, /* Mini Card */
  3303. /* 5150 Series Wifi/WiMax */
  3304. {IWL_PCI_DEVICE(0x423C, 0x1201, iwl5150_agn_cfg)}, /* Mini Card */
  3305. {IWL_PCI_DEVICE(0x423C, 0x1301, iwl5150_agn_cfg)}, /* Half Mini Card */
  3306. {IWL_PCI_DEVICE(0x423C, 0x1206, iwl5150_abg_cfg)}, /* Mini Card */
  3307. {IWL_PCI_DEVICE(0x423C, 0x1306, iwl5150_abg_cfg)}, /* Half Mini Card */
  3308. {IWL_PCI_DEVICE(0x423C, 0x1221, iwl5150_agn_cfg)}, /* Mini Card */
  3309. {IWL_PCI_DEVICE(0x423C, 0x1321, iwl5150_agn_cfg)}, /* Half Mini Card */
  3310. {IWL_PCI_DEVICE(0x423D, 0x1211, iwl5150_agn_cfg)}, /* Mini Card */
  3311. {IWL_PCI_DEVICE(0x423D, 0x1311, iwl5150_agn_cfg)}, /* Half Mini Card */
  3312. {IWL_PCI_DEVICE(0x423D, 0x1216, iwl5150_abg_cfg)}, /* Mini Card */
  3313. {IWL_PCI_DEVICE(0x423D, 0x1316, iwl5150_abg_cfg)}, /* Half Mini Card */
  3314. /* 6x00 Series */
  3315. {IWL_PCI_DEVICE(0x422B, 0x1101, iwl6000_3agn_cfg)},
  3316. {IWL_PCI_DEVICE(0x422B, 0x1121, iwl6000_3agn_cfg)},
  3317. {IWL_PCI_DEVICE(0x422C, 0x1301, iwl6000i_2agn_cfg)},
  3318. {IWL_PCI_DEVICE(0x422C, 0x1306, iwl6000i_2abg_cfg)},
  3319. {IWL_PCI_DEVICE(0x422C, 0x1307, iwl6000i_2bg_cfg)},
  3320. {IWL_PCI_DEVICE(0x422C, 0x1321, iwl6000i_2agn_cfg)},
  3321. {IWL_PCI_DEVICE(0x422C, 0x1326, iwl6000i_2abg_cfg)},
  3322. {IWL_PCI_DEVICE(0x4238, 0x1111, iwl6000_3agn_cfg)},
  3323. {IWL_PCI_DEVICE(0x4239, 0x1311, iwl6000i_2agn_cfg)},
  3324. {IWL_PCI_DEVICE(0x4239, 0x1316, iwl6000i_2abg_cfg)},
  3325. /* 6x00 Series Gen2a */
  3326. {IWL_PCI_DEVICE(0x0082, 0x1201, iwl6000g2a_2agn_cfg)},
  3327. {IWL_PCI_DEVICE(0x0085, 0x1211, iwl6000g2a_2agn_cfg)},
  3328. {IWL_PCI_DEVICE(0x0082, 0x1221, iwl6000g2a_2agn_cfg)},
  3329. /* 6x50 WiFi/WiMax Series */
  3330. {IWL_PCI_DEVICE(0x0087, 0x1301, iwl6050_2agn_cfg)},
  3331. {IWL_PCI_DEVICE(0x0087, 0x1306, iwl6050_2abg_cfg)},
  3332. {IWL_PCI_DEVICE(0x0087, 0x1321, iwl6050_2agn_cfg)},
  3333. {IWL_PCI_DEVICE(0x0087, 0x1326, iwl6050_2abg_cfg)},
  3334. {IWL_PCI_DEVICE(0x0089, 0x1311, iwl6050_2agn_cfg)},
  3335. {IWL_PCI_DEVICE(0x0089, 0x1316, iwl6050_2abg_cfg)},
  3336. /* 1000 Series WiFi */
  3337. {IWL_PCI_DEVICE(0x0083, 0x1205, iwl1000_bgn_cfg)},
  3338. {IWL_PCI_DEVICE(0x0083, 0x1305, iwl1000_bgn_cfg)},
  3339. {IWL_PCI_DEVICE(0x0083, 0x1225, iwl1000_bgn_cfg)},
  3340. {IWL_PCI_DEVICE(0x0083, 0x1325, iwl1000_bgn_cfg)},
  3341. {IWL_PCI_DEVICE(0x0084, 0x1215, iwl1000_bgn_cfg)},
  3342. {IWL_PCI_DEVICE(0x0084, 0x1315, iwl1000_bgn_cfg)},
  3343. {IWL_PCI_DEVICE(0x0083, 0x1206, iwl1000_bg_cfg)},
  3344. {IWL_PCI_DEVICE(0x0083, 0x1306, iwl1000_bg_cfg)},
  3345. {IWL_PCI_DEVICE(0x0083, 0x1226, iwl1000_bg_cfg)},
  3346. {IWL_PCI_DEVICE(0x0083, 0x1326, iwl1000_bg_cfg)},
  3347. {IWL_PCI_DEVICE(0x0084, 0x1216, iwl1000_bg_cfg)},
  3348. {IWL_PCI_DEVICE(0x0084, 0x1316, iwl1000_bg_cfg)},
  3349. #endif /* CONFIG_IWL5000 */
  3350. {0}
  3351. };
  3352. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  3353. static struct pci_driver iwl_driver = {
  3354. .name = DRV_NAME,
  3355. .id_table = iwl_hw_card_ids,
  3356. .probe = iwl_pci_probe,
  3357. .remove = __devexit_p(iwl_pci_remove),
  3358. #ifdef CONFIG_PM
  3359. .suspend = iwl_pci_suspend,
  3360. .resume = iwl_pci_resume,
  3361. #endif
  3362. };
  3363. static int __init iwl_init(void)
  3364. {
  3365. int ret;
  3366. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3367. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3368. ret = iwlagn_rate_control_register();
  3369. if (ret) {
  3370. printk(KERN_ERR DRV_NAME
  3371. "Unable to register rate control algorithm: %d\n", ret);
  3372. return ret;
  3373. }
  3374. ret = pci_register_driver(&iwl_driver);
  3375. if (ret) {
  3376. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3377. goto error_register;
  3378. }
  3379. return ret;
  3380. error_register:
  3381. iwlagn_rate_control_unregister();
  3382. return ret;
  3383. }
  3384. static void __exit iwl_exit(void)
  3385. {
  3386. pci_unregister_driver(&iwl_driver);
  3387. iwlagn_rate_control_unregister();
  3388. }
  3389. module_exit(iwl_exit);
  3390. module_init(iwl_init);
  3391. #ifdef CONFIG_IWLWIFI_DEBUG
  3392. module_param_named(debug50, iwl_debug_level, uint, S_IRUGO);
  3393. MODULE_PARM_DESC(debug50, "50XX debug output mask (deprecated)");
  3394. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3395. MODULE_PARM_DESC(debug, "debug output mask");
  3396. #endif
  3397. module_param_named(swcrypto50, iwlagn_mod_params.sw_crypto, bool, S_IRUGO);
  3398. MODULE_PARM_DESC(swcrypto50,
  3399. "using crypto in software (default 0 [hardware]) (deprecated)");
  3400. module_param_named(swcrypto, iwlagn_mod_params.sw_crypto, int, S_IRUGO);
  3401. MODULE_PARM_DESC(swcrypto, "using crypto in software (default 0 [hardware])");
  3402. module_param_named(queues_num50,
  3403. iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3404. MODULE_PARM_DESC(queues_num50,
  3405. "number of hw queues in 50xx series (deprecated)");
  3406. module_param_named(queues_num, iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3407. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  3408. module_param_named(11n_disable50, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3409. MODULE_PARM_DESC(11n_disable50, "disable 50XX 11n functionality (deprecated)");
  3410. module_param_named(11n_disable, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3411. MODULE_PARM_DESC(11n_disable, "disable 11n functionality");
  3412. module_param_named(amsdu_size_8K50, iwlagn_mod_params.amsdu_size_8K,
  3413. int, S_IRUGO);
  3414. MODULE_PARM_DESC(amsdu_size_8K50,
  3415. "enable 8K amsdu size in 50XX series (deprecated)");
  3416. module_param_named(amsdu_size_8K, iwlagn_mod_params.amsdu_size_8K,
  3417. int, S_IRUGO);
  3418. MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size");
  3419. module_param_named(fw_restart50, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3420. MODULE_PARM_DESC(fw_restart50,
  3421. "restart firmware in case of error (deprecated)");
  3422. module_param_named(fw_restart, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3423. MODULE_PARM_DESC(fw_restart, "restart firmware in case of error");
  3424. module_param_named(
  3425. disable_hw_scan, iwlagn_mod_params.disable_hw_scan, int, S_IRUGO);
  3426. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  3427. module_param_named(ucode_alternative, iwlagn_wanted_ucode_alternative, int,
  3428. S_IRUGO);
  3429. MODULE_PARM_DESC(ucode_alternative,
  3430. "specify ucode alternative to use from ucode file");