qlcnic_ethtool.c 27 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048
  1. /*
  2. * Copyright (C) 2009 - QLogic Corporation.
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  18. * MA 02111-1307, USA.
  19. *
  20. * The full GNU General Public License is included in this distribution
  21. * in the file called "COPYING".
  22. *
  23. */
  24. #include <linux/types.h>
  25. #include <linux/delay.h>
  26. #include <linux/pci.h>
  27. #include <linux/io.h>
  28. #include <linux/netdevice.h>
  29. #include <linux/ethtool.h>
  30. #include "qlcnic.h"
  31. struct qlcnic_stats {
  32. char stat_string[ETH_GSTRING_LEN];
  33. int sizeof_stat;
  34. int stat_offset;
  35. };
  36. #define QLC_SIZEOF(m) FIELD_SIZEOF(struct qlcnic_adapter, m)
  37. #define QLC_OFF(m) offsetof(struct qlcnic_adapter, m)
  38. static const struct qlcnic_stats qlcnic_gstrings_stats[] = {
  39. {"xmit_called",
  40. QLC_SIZEOF(stats.xmitcalled), QLC_OFF(stats.xmitcalled)},
  41. {"xmit_finished",
  42. QLC_SIZEOF(stats.xmitfinished), QLC_OFF(stats.xmitfinished)},
  43. {"rx_dropped",
  44. QLC_SIZEOF(stats.rxdropped), QLC_OFF(stats.rxdropped)},
  45. {"tx_dropped",
  46. QLC_SIZEOF(stats.txdropped), QLC_OFF(stats.txdropped)},
  47. {"csummed",
  48. QLC_SIZEOF(stats.csummed), QLC_OFF(stats.csummed)},
  49. {"rx_pkts",
  50. QLC_SIZEOF(stats.rx_pkts), QLC_OFF(stats.rx_pkts)},
  51. {"lro_pkts",
  52. QLC_SIZEOF(stats.lro_pkts), QLC_OFF(stats.lro_pkts)},
  53. {"rx_bytes",
  54. QLC_SIZEOF(stats.rxbytes), QLC_OFF(stats.rxbytes)},
  55. {"tx_bytes",
  56. QLC_SIZEOF(stats.txbytes), QLC_OFF(stats.txbytes)},
  57. {"lrobytes",
  58. QLC_SIZEOF(stats.lrobytes), QLC_OFF(stats.lrobytes)},
  59. {"lso_frames",
  60. QLC_SIZEOF(stats.lso_frames), QLC_OFF(stats.lso_frames)},
  61. {"xmit_on",
  62. QLC_SIZEOF(stats.xmit_on), QLC_OFF(stats.xmit_on)},
  63. {"xmit_off",
  64. QLC_SIZEOF(stats.xmit_off), QLC_OFF(stats.xmit_off)},
  65. {"skb_alloc_failure", QLC_SIZEOF(stats.skb_alloc_failure),
  66. QLC_OFF(stats.skb_alloc_failure)},
  67. {"null skb",
  68. QLC_SIZEOF(stats.null_skb), QLC_OFF(stats.null_skb)},
  69. {"null rxbuf",
  70. QLC_SIZEOF(stats.null_rxbuf), QLC_OFF(stats.null_rxbuf)},
  71. {"rx dma map error", QLC_SIZEOF(stats.rx_dma_map_error),
  72. QLC_OFF(stats.rx_dma_map_error)},
  73. {"tx dma map error", QLC_SIZEOF(stats.tx_dma_map_error),
  74. QLC_OFF(stats.tx_dma_map_error)},
  75. };
  76. #define QLCNIC_STATS_LEN ARRAY_SIZE(qlcnic_gstrings_stats)
  77. static const char qlcnic_gstrings_test[][ETH_GSTRING_LEN] = {
  78. "Register_Test_on_offline",
  79. "Link_Test_on_offline",
  80. "Interrupt_Test_offline",
  81. "Loopback_Test_offline"
  82. };
  83. #define QLCNIC_TEST_LEN ARRAY_SIZE(qlcnic_gstrings_test)
  84. #define QLCNIC_RING_REGS_COUNT 20
  85. #define QLCNIC_RING_REGS_LEN (QLCNIC_RING_REGS_COUNT * sizeof(u32))
  86. #define QLCNIC_MAX_EEPROM_LEN 1024
  87. static const u32 diag_registers[] = {
  88. CRB_CMDPEG_STATE,
  89. CRB_RCVPEG_STATE,
  90. CRB_XG_STATE_P3,
  91. CRB_FW_CAPABILITIES_1,
  92. ISR_INT_STATE_REG,
  93. QLCNIC_CRB_DEV_REF_COUNT,
  94. QLCNIC_CRB_DEV_STATE,
  95. QLCNIC_CRB_DRV_STATE,
  96. QLCNIC_CRB_DRV_SCRATCH,
  97. QLCNIC_CRB_DEV_PARTITION_INFO,
  98. QLCNIC_CRB_DRV_IDC_VER,
  99. QLCNIC_PEG_ALIVE_COUNTER,
  100. QLCNIC_PEG_HALT_STATUS1,
  101. QLCNIC_PEG_HALT_STATUS2,
  102. QLCNIC_CRB_PEG_NET_0+0x3c,
  103. QLCNIC_CRB_PEG_NET_1+0x3c,
  104. QLCNIC_CRB_PEG_NET_2+0x3c,
  105. QLCNIC_CRB_PEG_NET_4+0x3c,
  106. -1
  107. };
  108. static int qlcnic_get_regs_len(struct net_device *dev)
  109. {
  110. return sizeof(diag_registers) + QLCNIC_RING_REGS_LEN;
  111. }
  112. static int qlcnic_get_eeprom_len(struct net_device *dev)
  113. {
  114. return QLCNIC_FLASH_TOTAL_SIZE;
  115. }
  116. static void
  117. qlcnic_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *drvinfo)
  118. {
  119. struct qlcnic_adapter *adapter = netdev_priv(dev);
  120. u32 fw_major, fw_minor, fw_build;
  121. fw_major = QLCRD32(adapter, QLCNIC_FW_VERSION_MAJOR);
  122. fw_minor = QLCRD32(adapter, QLCNIC_FW_VERSION_MINOR);
  123. fw_build = QLCRD32(adapter, QLCNIC_FW_VERSION_SUB);
  124. sprintf(drvinfo->fw_version, "%d.%d.%d", fw_major, fw_minor, fw_build);
  125. strlcpy(drvinfo->bus_info, pci_name(adapter->pdev), 32);
  126. strlcpy(drvinfo->driver, qlcnic_driver_name, 32);
  127. strlcpy(drvinfo->version, QLCNIC_LINUX_VERSIONID, 32);
  128. }
  129. static int
  130. qlcnic_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
  131. {
  132. struct qlcnic_adapter *adapter = netdev_priv(dev);
  133. int check_sfp_module = 0;
  134. u16 pcifn = adapter->ahw.pci_func;
  135. /* read which mode */
  136. if (adapter->ahw.port_type == QLCNIC_GBE) {
  137. ecmd->supported = (SUPPORTED_10baseT_Half |
  138. SUPPORTED_10baseT_Full |
  139. SUPPORTED_100baseT_Half |
  140. SUPPORTED_100baseT_Full |
  141. SUPPORTED_1000baseT_Half |
  142. SUPPORTED_1000baseT_Full);
  143. ecmd->advertising = (ADVERTISED_100baseT_Half |
  144. ADVERTISED_100baseT_Full |
  145. ADVERTISED_1000baseT_Half |
  146. ADVERTISED_1000baseT_Full);
  147. ecmd->speed = adapter->link_speed;
  148. ecmd->duplex = adapter->link_duplex;
  149. ecmd->autoneg = adapter->link_autoneg;
  150. } else if (adapter->ahw.port_type == QLCNIC_XGBE) {
  151. u32 val;
  152. val = QLCRD32(adapter, QLCNIC_PORT_MODE_ADDR);
  153. if (val == QLCNIC_PORT_MODE_802_3_AP) {
  154. ecmd->supported = SUPPORTED_1000baseT_Full;
  155. ecmd->advertising = ADVERTISED_1000baseT_Full;
  156. } else {
  157. ecmd->supported = SUPPORTED_10000baseT_Full;
  158. ecmd->advertising = ADVERTISED_10000baseT_Full;
  159. }
  160. if (netif_running(dev) && adapter->has_link_events) {
  161. ecmd->speed = adapter->link_speed;
  162. ecmd->autoneg = adapter->link_autoneg;
  163. ecmd->duplex = adapter->link_duplex;
  164. goto skip;
  165. }
  166. val = QLCRD32(adapter, P3_LINK_SPEED_REG(pcifn));
  167. ecmd->speed = P3_LINK_SPEED_MHZ *
  168. P3_LINK_SPEED_VAL(pcifn, val);
  169. ecmd->duplex = DUPLEX_FULL;
  170. ecmd->autoneg = AUTONEG_DISABLE;
  171. } else
  172. return -EIO;
  173. skip:
  174. ecmd->phy_address = adapter->physical_port;
  175. ecmd->transceiver = XCVR_EXTERNAL;
  176. switch (adapter->ahw.board_type) {
  177. case QLCNIC_BRDTYPE_P3_REF_QG:
  178. case QLCNIC_BRDTYPE_P3_4_GB:
  179. case QLCNIC_BRDTYPE_P3_4_GB_MM:
  180. ecmd->supported |= SUPPORTED_Autoneg;
  181. ecmd->advertising |= ADVERTISED_Autoneg;
  182. case QLCNIC_BRDTYPE_P3_10G_CX4:
  183. case QLCNIC_BRDTYPE_P3_10G_CX4_LP:
  184. case QLCNIC_BRDTYPE_P3_10000_BASE_T:
  185. ecmd->supported |= SUPPORTED_TP;
  186. ecmd->advertising |= ADVERTISED_TP;
  187. ecmd->port = PORT_TP;
  188. ecmd->autoneg = adapter->link_autoneg;
  189. break;
  190. case QLCNIC_BRDTYPE_P3_IMEZ:
  191. case QLCNIC_BRDTYPE_P3_XG_LOM:
  192. case QLCNIC_BRDTYPE_P3_HMEZ:
  193. ecmd->supported |= SUPPORTED_MII;
  194. ecmd->advertising |= ADVERTISED_MII;
  195. ecmd->port = PORT_MII;
  196. ecmd->autoneg = AUTONEG_DISABLE;
  197. break;
  198. case QLCNIC_BRDTYPE_P3_10G_SFP_PLUS:
  199. case QLCNIC_BRDTYPE_P3_10G_SFP_CT:
  200. case QLCNIC_BRDTYPE_P3_10G_SFP_QT:
  201. ecmd->advertising |= ADVERTISED_TP;
  202. ecmd->supported |= SUPPORTED_TP;
  203. check_sfp_module = netif_running(dev) &&
  204. adapter->has_link_events;
  205. case QLCNIC_BRDTYPE_P3_10G_XFP:
  206. ecmd->supported |= SUPPORTED_FIBRE;
  207. ecmd->advertising |= ADVERTISED_FIBRE;
  208. ecmd->port = PORT_FIBRE;
  209. ecmd->autoneg = AUTONEG_DISABLE;
  210. break;
  211. case QLCNIC_BRDTYPE_P3_10G_TP:
  212. if (adapter->ahw.port_type == QLCNIC_XGBE) {
  213. ecmd->autoneg = AUTONEG_DISABLE;
  214. ecmd->supported |= (SUPPORTED_FIBRE | SUPPORTED_TP);
  215. ecmd->advertising |=
  216. (ADVERTISED_FIBRE | ADVERTISED_TP);
  217. ecmd->port = PORT_FIBRE;
  218. check_sfp_module = netif_running(dev) &&
  219. adapter->has_link_events;
  220. } else {
  221. ecmd->autoneg = AUTONEG_ENABLE;
  222. ecmd->supported |= (SUPPORTED_TP | SUPPORTED_Autoneg);
  223. ecmd->advertising |=
  224. (ADVERTISED_TP | ADVERTISED_Autoneg);
  225. ecmd->port = PORT_TP;
  226. }
  227. break;
  228. default:
  229. dev_err(&adapter->pdev->dev, "Unsupported board model %d\n",
  230. adapter->ahw.board_type);
  231. return -EIO;
  232. }
  233. if (check_sfp_module) {
  234. switch (adapter->module_type) {
  235. case LINKEVENT_MODULE_OPTICAL_UNKNOWN:
  236. case LINKEVENT_MODULE_OPTICAL_SRLR:
  237. case LINKEVENT_MODULE_OPTICAL_LRM:
  238. case LINKEVENT_MODULE_OPTICAL_SFP_1G:
  239. ecmd->port = PORT_FIBRE;
  240. break;
  241. case LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE:
  242. case LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN:
  243. case LINKEVENT_MODULE_TWINAX:
  244. ecmd->port = PORT_TP;
  245. break;
  246. default:
  247. ecmd->port = PORT_OTHER;
  248. }
  249. }
  250. return 0;
  251. }
  252. static int
  253. qlcnic_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
  254. {
  255. struct qlcnic_adapter *adapter = netdev_priv(dev);
  256. __u32 status;
  257. /* read which mode */
  258. if (adapter->ahw.port_type == QLCNIC_GBE) {
  259. /* autonegotiation */
  260. if (qlcnic_fw_cmd_set_phy(adapter,
  261. QLCNIC_NIU_GB_MII_MGMT_ADDR_AUTONEG,
  262. ecmd->autoneg) != 0)
  263. return -EIO;
  264. else
  265. adapter->link_autoneg = ecmd->autoneg;
  266. if (qlcnic_fw_cmd_query_phy(adapter,
  267. QLCNIC_NIU_GB_MII_MGMT_ADDR_PHY_STATUS,
  268. &status) != 0)
  269. return -EIO;
  270. switch (ecmd->speed) {
  271. case SPEED_10:
  272. qlcnic_set_phy_speed(status, 0);
  273. break;
  274. case SPEED_100:
  275. qlcnic_set_phy_speed(status, 1);
  276. break;
  277. case SPEED_1000:
  278. qlcnic_set_phy_speed(status, 2);
  279. break;
  280. }
  281. if (ecmd->duplex == DUPLEX_HALF)
  282. qlcnic_clear_phy_duplex(status);
  283. if (ecmd->duplex == DUPLEX_FULL)
  284. qlcnic_set_phy_duplex(status);
  285. if (qlcnic_fw_cmd_set_phy(adapter,
  286. QLCNIC_NIU_GB_MII_MGMT_ADDR_PHY_STATUS,
  287. *((int *)&status)) != 0)
  288. return -EIO;
  289. else {
  290. adapter->link_speed = ecmd->speed;
  291. adapter->link_duplex = ecmd->duplex;
  292. }
  293. } else
  294. return -EOPNOTSUPP;
  295. if (!netif_running(dev))
  296. return 0;
  297. dev->netdev_ops->ndo_stop(dev);
  298. return dev->netdev_ops->ndo_open(dev);
  299. }
  300. static void
  301. qlcnic_get_regs(struct net_device *dev, struct ethtool_regs *regs, void *p)
  302. {
  303. struct qlcnic_adapter *adapter = netdev_priv(dev);
  304. struct qlcnic_recv_context *recv_ctx = &adapter->recv_ctx;
  305. struct qlcnic_host_sds_ring *sds_ring;
  306. u32 *regs_buff = p;
  307. int ring, i = 0;
  308. memset(p, 0, qlcnic_get_regs_len(dev));
  309. regs->version = (1 << 24) | (adapter->ahw.revision_id << 16) |
  310. (adapter->pdev)->device;
  311. for (i = 0; diag_registers[i] != -1; i++)
  312. regs_buff[i] = QLCRD32(adapter, diag_registers[i]);
  313. if (adapter->is_up != QLCNIC_ADAPTER_UP_MAGIC)
  314. return;
  315. regs_buff[i++] = 0xFFEFCDAB; /* Marker btw regs and ring count*/
  316. regs_buff[i++] = 1; /* No. of tx ring */
  317. regs_buff[i++] = le32_to_cpu(*(adapter->tx_ring->hw_consumer));
  318. regs_buff[i++] = readl(adapter->tx_ring->crb_cmd_producer);
  319. regs_buff[i++] = 2; /* No. of rx ring */
  320. regs_buff[i++] = readl(recv_ctx->rds_rings[0].crb_rcv_producer);
  321. regs_buff[i++] = readl(recv_ctx->rds_rings[1].crb_rcv_producer);
  322. regs_buff[i++] = adapter->max_sds_rings;
  323. for (ring = 0; ring < adapter->max_sds_rings; ring++) {
  324. sds_ring = &(recv_ctx->sds_rings[ring]);
  325. regs_buff[i++] = readl(sds_ring->crb_sts_consumer);
  326. }
  327. }
  328. static u32 qlcnic_test_link(struct net_device *dev)
  329. {
  330. struct qlcnic_adapter *adapter = netdev_priv(dev);
  331. u32 val;
  332. val = QLCRD32(adapter, CRB_XG_STATE_P3);
  333. val = XG_LINK_STATE_P3(adapter->ahw.pci_func, val);
  334. return (val == XG_LINK_UP_P3) ? 0 : 1;
  335. }
  336. static int
  337. qlcnic_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
  338. u8 *bytes)
  339. {
  340. struct qlcnic_adapter *adapter = netdev_priv(dev);
  341. int offset;
  342. int ret;
  343. if (eeprom->len == 0)
  344. return -EINVAL;
  345. eeprom->magic = (adapter->pdev)->vendor |
  346. ((adapter->pdev)->device << 16);
  347. offset = eeprom->offset;
  348. ret = qlcnic_rom_fast_read_words(adapter, offset, bytes,
  349. eeprom->len);
  350. if (ret < 0)
  351. return ret;
  352. return 0;
  353. }
  354. static void
  355. qlcnic_get_ringparam(struct net_device *dev,
  356. struct ethtool_ringparam *ring)
  357. {
  358. struct qlcnic_adapter *adapter = netdev_priv(dev);
  359. ring->rx_pending = adapter->num_rxd;
  360. ring->rx_jumbo_pending = adapter->num_jumbo_rxd;
  361. ring->tx_pending = adapter->num_txd;
  362. if (adapter->ahw.port_type == QLCNIC_GBE) {
  363. ring->rx_max_pending = MAX_RCV_DESCRIPTORS_1G;
  364. ring->rx_jumbo_max_pending = MAX_JUMBO_RCV_DESCRIPTORS_1G;
  365. } else {
  366. ring->rx_max_pending = MAX_RCV_DESCRIPTORS_10G;
  367. ring->rx_jumbo_max_pending = MAX_JUMBO_RCV_DESCRIPTORS_10G;
  368. }
  369. ring->tx_max_pending = MAX_CMD_DESCRIPTORS;
  370. ring->rx_mini_max_pending = 0;
  371. ring->rx_mini_pending = 0;
  372. }
  373. static u32
  374. qlcnic_validate_ringparam(u32 val, u32 min, u32 max, char *r_name)
  375. {
  376. u32 num_desc;
  377. num_desc = max(val, min);
  378. num_desc = min(num_desc, max);
  379. num_desc = roundup_pow_of_two(num_desc);
  380. if (val != num_desc) {
  381. printk(KERN_INFO "%s: setting %s ring size %d instead of %d\n",
  382. qlcnic_driver_name, r_name, num_desc, val);
  383. }
  384. return num_desc;
  385. }
  386. static int
  387. qlcnic_set_ringparam(struct net_device *dev,
  388. struct ethtool_ringparam *ring)
  389. {
  390. struct qlcnic_adapter *adapter = netdev_priv(dev);
  391. u16 max_rcv_desc = MAX_RCV_DESCRIPTORS_10G;
  392. u16 max_jumbo_desc = MAX_JUMBO_RCV_DESCRIPTORS_10G;
  393. u16 num_rxd, num_jumbo_rxd, num_txd;
  394. if (ring->rx_mini_pending)
  395. return -EOPNOTSUPP;
  396. if (adapter->ahw.port_type == QLCNIC_GBE) {
  397. max_rcv_desc = MAX_RCV_DESCRIPTORS_1G;
  398. max_jumbo_desc = MAX_JUMBO_RCV_DESCRIPTORS_10G;
  399. }
  400. num_rxd = qlcnic_validate_ringparam(ring->rx_pending,
  401. MIN_RCV_DESCRIPTORS, max_rcv_desc, "rx");
  402. num_jumbo_rxd = qlcnic_validate_ringparam(ring->rx_jumbo_pending,
  403. MIN_JUMBO_DESCRIPTORS, max_jumbo_desc, "rx jumbo");
  404. num_txd = qlcnic_validate_ringparam(ring->tx_pending,
  405. MIN_CMD_DESCRIPTORS, MAX_CMD_DESCRIPTORS, "tx");
  406. if (num_rxd == adapter->num_rxd && num_txd == adapter->num_txd &&
  407. num_jumbo_rxd == adapter->num_jumbo_rxd)
  408. return 0;
  409. adapter->num_rxd = num_rxd;
  410. adapter->num_jumbo_rxd = num_jumbo_rxd;
  411. adapter->num_txd = num_txd;
  412. return qlcnic_reset_context(adapter);
  413. }
  414. static void
  415. qlcnic_get_pauseparam(struct net_device *netdev,
  416. struct ethtool_pauseparam *pause)
  417. {
  418. struct qlcnic_adapter *adapter = netdev_priv(netdev);
  419. int port = adapter->physical_port;
  420. __u32 val;
  421. if (adapter->ahw.port_type == QLCNIC_GBE) {
  422. if ((port < 0) || (port > QLCNIC_NIU_MAX_GBE_PORTS))
  423. return;
  424. /* get flow control settings */
  425. val = QLCRD32(adapter, QLCNIC_NIU_GB_MAC_CONFIG_0(port));
  426. pause->rx_pause = qlcnic_gb_get_rx_flowctl(val);
  427. val = QLCRD32(adapter, QLCNIC_NIU_GB_PAUSE_CTL);
  428. switch (port) {
  429. case 0:
  430. pause->tx_pause = !(qlcnic_gb_get_gb0_mask(val));
  431. break;
  432. case 1:
  433. pause->tx_pause = !(qlcnic_gb_get_gb1_mask(val));
  434. break;
  435. case 2:
  436. pause->tx_pause = !(qlcnic_gb_get_gb2_mask(val));
  437. break;
  438. case 3:
  439. default:
  440. pause->tx_pause = !(qlcnic_gb_get_gb3_mask(val));
  441. break;
  442. }
  443. } else if (adapter->ahw.port_type == QLCNIC_XGBE) {
  444. if ((port < 0) || (port > QLCNIC_NIU_MAX_XG_PORTS))
  445. return;
  446. pause->rx_pause = 1;
  447. val = QLCRD32(adapter, QLCNIC_NIU_XG_PAUSE_CTL);
  448. if (port == 0)
  449. pause->tx_pause = !(qlcnic_xg_get_xg0_mask(val));
  450. else
  451. pause->tx_pause = !(qlcnic_xg_get_xg1_mask(val));
  452. } else {
  453. dev_err(&netdev->dev, "Unknown board type: %x\n",
  454. adapter->ahw.port_type);
  455. }
  456. }
  457. static int
  458. qlcnic_set_pauseparam(struct net_device *netdev,
  459. struct ethtool_pauseparam *pause)
  460. {
  461. struct qlcnic_adapter *adapter = netdev_priv(netdev);
  462. int port = adapter->physical_port;
  463. __u32 val;
  464. /* read mode */
  465. if (adapter->ahw.port_type == QLCNIC_GBE) {
  466. if ((port < 0) || (port > QLCNIC_NIU_MAX_GBE_PORTS))
  467. return -EIO;
  468. /* set flow control */
  469. val = QLCRD32(adapter, QLCNIC_NIU_GB_MAC_CONFIG_0(port));
  470. if (pause->rx_pause)
  471. qlcnic_gb_rx_flowctl(val);
  472. else
  473. qlcnic_gb_unset_rx_flowctl(val);
  474. QLCWR32(adapter, QLCNIC_NIU_GB_MAC_CONFIG_0(port),
  475. val);
  476. /* set autoneg */
  477. val = QLCRD32(adapter, QLCNIC_NIU_GB_PAUSE_CTL);
  478. switch (port) {
  479. case 0:
  480. if (pause->tx_pause)
  481. qlcnic_gb_unset_gb0_mask(val);
  482. else
  483. qlcnic_gb_set_gb0_mask(val);
  484. break;
  485. case 1:
  486. if (pause->tx_pause)
  487. qlcnic_gb_unset_gb1_mask(val);
  488. else
  489. qlcnic_gb_set_gb1_mask(val);
  490. break;
  491. case 2:
  492. if (pause->tx_pause)
  493. qlcnic_gb_unset_gb2_mask(val);
  494. else
  495. qlcnic_gb_set_gb2_mask(val);
  496. break;
  497. case 3:
  498. default:
  499. if (pause->tx_pause)
  500. qlcnic_gb_unset_gb3_mask(val);
  501. else
  502. qlcnic_gb_set_gb3_mask(val);
  503. break;
  504. }
  505. QLCWR32(adapter, QLCNIC_NIU_GB_PAUSE_CTL, val);
  506. } else if (adapter->ahw.port_type == QLCNIC_XGBE) {
  507. if ((port < 0) || (port > QLCNIC_NIU_MAX_XG_PORTS))
  508. return -EIO;
  509. val = QLCRD32(adapter, QLCNIC_NIU_XG_PAUSE_CTL);
  510. if (port == 0) {
  511. if (pause->tx_pause)
  512. qlcnic_xg_unset_xg0_mask(val);
  513. else
  514. qlcnic_xg_set_xg0_mask(val);
  515. } else {
  516. if (pause->tx_pause)
  517. qlcnic_xg_unset_xg1_mask(val);
  518. else
  519. qlcnic_xg_set_xg1_mask(val);
  520. }
  521. QLCWR32(adapter, QLCNIC_NIU_XG_PAUSE_CTL, val);
  522. } else {
  523. dev_err(&netdev->dev, "Unknown board type: %x\n",
  524. adapter->ahw.port_type);
  525. }
  526. return 0;
  527. }
  528. static int qlcnic_reg_test(struct net_device *dev)
  529. {
  530. struct qlcnic_adapter *adapter = netdev_priv(dev);
  531. u32 data_read;
  532. data_read = QLCRD32(adapter, QLCNIC_PCIX_PH_REG(0));
  533. if ((data_read & 0xffff) != adapter->pdev->vendor)
  534. return 1;
  535. return 0;
  536. }
  537. static int qlcnic_get_sset_count(struct net_device *dev, int sset)
  538. {
  539. switch (sset) {
  540. case ETH_SS_TEST:
  541. return QLCNIC_TEST_LEN;
  542. case ETH_SS_STATS:
  543. return QLCNIC_STATS_LEN;
  544. default:
  545. return -EOPNOTSUPP;
  546. }
  547. }
  548. #define QLC_ILB_PKT_SIZE 64
  549. static void qlcnic_create_loopback_buff(unsigned char *data)
  550. {
  551. unsigned char random_data[] = {0xa8, 0x06, 0x45, 0x00};
  552. memset(data, 0x4e, QLC_ILB_PKT_SIZE);
  553. memset(data, 0xff, 12);
  554. memcpy(data + 12, random_data, sizeof(random_data));
  555. }
  556. int qlcnic_check_loopback_buff(unsigned char *data)
  557. {
  558. unsigned char buff[QLC_ILB_PKT_SIZE];
  559. qlcnic_create_loopback_buff(buff);
  560. return memcmp(data, buff, QLC_ILB_PKT_SIZE);
  561. }
  562. static int qlcnic_do_ilb_test(struct qlcnic_adapter *adapter)
  563. {
  564. struct qlcnic_recv_context *recv_ctx = &adapter->recv_ctx;
  565. struct qlcnic_host_sds_ring *sds_ring = &recv_ctx->sds_rings[0];
  566. struct sk_buff *skb;
  567. int i;
  568. for (i = 0; i < 16; i++) {
  569. skb = dev_alloc_skb(QLC_ILB_PKT_SIZE);
  570. qlcnic_create_loopback_buff(skb->data);
  571. skb_put(skb, QLC_ILB_PKT_SIZE);
  572. adapter->diag_cnt = 0;
  573. qlcnic_xmit_frame(skb, adapter->netdev);
  574. msleep(5);
  575. qlcnic_process_rcv_ring_diag(sds_ring);
  576. dev_kfree_skb_any(skb);
  577. if (!adapter->diag_cnt)
  578. return -1;
  579. }
  580. return 0;
  581. }
  582. static int qlcnic_loopback_test(struct net_device *netdev)
  583. {
  584. struct qlcnic_adapter *adapter = netdev_priv(netdev);
  585. int max_sds_rings = adapter->max_sds_rings;
  586. int ret;
  587. if (test_and_set_bit(__QLCNIC_RESETTING, &adapter->state))
  588. return -EIO;
  589. ret = qlcnic_diag_alloc_res(netdev, QLCNIC_LOOPBACK_TEST);
  590. if (ret)
  591. goto clear_it;
  592. ret = qlcnic_set_ilb_mode(adapter);
  593. if (ret)
  594. goto done;
  595. ret = qlcnic_do_ilb_test(adapter);
  596. qlcnic_clear_ilb_mode(adapter);
  597. done:
  598. qlcnic_diag_free_res(netdev, max_sds_rings);
  599. clear_it:
  600. adapter->max_sds_rings = max_sds_rings;
  601. clear_bit(__QLCNIC_RESETTING, &adapter->state);
  602. return ret;
  603. }
  604. static int qlcnic_irq_test(struct net_device *netdev)
  605. {
  606. struct qlcnic_adapter *adapter = netdev_priv(netdev);
  607. int max_sds_rings = adapter->max_sds_rings;
  608. int ret;
  609. if (test_and_set_bit(__QLCNIC_RESETTING, &adapter->state))
  610. return -EIO;
  611. ret = qlcnic_diag_alloc_res(netdev, QLCNIC_INTERRUPT_TEST);
  612. if (ret)
  613. goto clear_it;
  614. adapter->diag_cnt = 0;
  615. ret = qlcnic_issue_cmd(adapter, adapter->ahw.pci_func,
  616. QLCHAL_VERSION, adapter->portnum, 0, 0, 0x00000011);
  617. if (ret)
  618. goto done;
  619. msleep(10);
  620. ret = !adapter->diag_cnt;
  621. done:
  622. qlcnic_diag_free_res(netdev, max_sds_rings);
  623. clear_it:
  624. adapter->max_sds_rings = max_sds_rings;
  625. clear_bit(__QLCNIC_RESETTING, &adapter->state);
  626. return ret;
  627. }
  628. static void
  629. qlcnic_diag_test(struct net_device *dev, struct ethtool_test *eth_test,
  630. u64 *data)
  631. {
  632. memset(data, 0, sizeof(u64) * QLCNIC_TEST_LEN);
  633. if (eth_test->flags == ETH_TEST_FL_OFFLINE) {
  634. data[2] = qlcnic_irq_test(dev);
  635. if (data[2])
  636. eth_test->flags |= ETH_TEST_FL_FAILED;
  637. data[3] = qlcnic_loopback_test(dev);
  638. if (data[3])
  639. eth_test->flags |= ETH_TEST_FL_FAILED;
  640. }
  641. data[0] = qlcnic_reg_test(dev);
  642. if (data[0])
  643. eth_test->flags |= ETH_TEST_FL_FAILED;
  644. /* link test */
  645. data[1] = (u64) qlcnic_test_link(dev);
  646. if (data[1])
  647. eth_test->flags |= ETH_TEST_FL_FAILED;
  648. }
  649. static void
  650. qlcnic_get_strings(struct net_device *dev, u32 stringset, u8 * data)
  651. {
  652. int index;
  653. switch (stringset) {
  654. case ETH_SS_TEST:
  655. memcpy(data, *qlcnic_gstrings_test,
  656. QLCNIC_TEST_LEN * ETH_GSTRING_LEN);
  657. break;
  658. case ETH_SS_STATS:
  659. for (index = 0; index < QLCNIC_STATS_LEN; index++) {
  660. memcpy(data + index * ETH_GSTRING_LEN,
  661. qlcnic_gstrings_stats[index].stat_string,
  662. ETH_GSTRING_LEN);
  663. }
  664. break;
  665. }
  666. }
  667. static void
  668. qlcnic_get_ethtool_stats(struct net_device *dev,
  669. struct ethtool_stats *stats, u64 * data)
  670. {
  671. struct qlcnic_adapter *adapter = netdev_priv(dev);
  672. int index;
  673. for (index = 0; index < QLCNIC_STATS_LEN; index++) {
  674. char *p =
  675. (char *)adapter +
  676. qlcnic_gstrings_stats[index].stat_offset;
  677. data[index] =
  678. (qlcnic_gstrings_stats[index].sizeof_stat ==
  679. sizeof(u64)) ? *(u64 *)p:(*(u32 *)p);
  680. }
  681. }
  682. static u32 qlcnic_get_tx_csum(struct net_device *dev)
  683. {
  684. return dev->features & NETIF_F_IP_CSUM;
  685. }
  686. static u32 qlcnic_get_rx_csum(struct net_device *dev)
  687. {
  688. struct qlcnic_adapter *adapter = netdev_priv(dev);
  689. return adapter->rx_csum;
  690. }
  691. static int qlcnic_set_rx_csum(struct net_device *dev, u32 data)
  692. {
  693. struct qlcnic_adapter *adapter = netdev_priv(dev);
  694. adapter->rx_csum = !!data;
  695. return 0;
  696. }
  697. static u32 qlcnic_get_tso(struct net_device *dev)
  698. {
  699. return (dev->features & (NETIF_F_TSO | NETIF_F_TSO6)) != 0;
  700. }
  701. static int qlcnic_set_tso(struct net_device *dev, u32 data)
  702. {
  703. if (data)
  704. dev->features |= (NETIF_F_TSO | NETIF_F_TSO6);
  705. else
  706. dev->features &= ~(NETIF_F_TSO | NETIF_F_TSO6);
  707. return 0;
  708. }
  709. static int qlcnic_blink_led(struct net_device *dev, u32 val)
  710. {
  711. struct qlcnic_adapter *adapter = netdev_priv(dev);
  712. int ret;
  713. ret = qlcnic_config_led(adapter, 1, 0xf);
  714. if (ret) {
  715. dev_err(&adapter->pdev->dev,
  716. "Failed to set LED blink state.\n");
  717. return ret;
  718. }
  719. msleep_interruptible(val * 1000);
  720. ret = qlcnic_config_led(adapter, 0, 0xf);
  721. if (ret) {
  722. dev_err(&adapter->pdev->dev,
  723. "Failed to reset LED blink state.\n");
  724. return ret;
  725. }
  726. return 0;
  727. }
  728. static void
  729. qlcnic_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
  730. {
  731. struct qlcnic_adapter *adapter = netdev_priv(dev);
  732. u32 wol_cfg;
  733. wol->supported = 0;
  734. wol->wolopts = 0;
  735. wol_cfg = QLCRD32(adapter, QLCNIC_WOL_CONFIG_NV);
  736. if (wol_cfg & (1UL << adapter->portnum))
  737. wol->supported |= WAKE_MAGIC;
  738. wol_cfg = QLCRD32(adapter, QLCNIC_WOL_CONFIG);
  739. if (wol_cfg & (1UL << adapter->portnum))
  740. wol->wolopts |= WAKE_MAGIC;
  741. }
  742. static int
  743. qlcnic_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
  744. {
  745. struct qlcnic_adapter *adapter = netdev_priv(dev);
  746. u32 wol_cfg;
  747. if (wol->wolopts & ~WAKE_MAGIC)
  748. return -EOPNOTSUPP;
  749. wol_cfg = QLCRD32(adapter, QLCNIC_WOL_CONFIG_NV);
  750. if (!(wol_cfg & (1 << adapter->portnum)))
  751. return -EOPNOTSUPP;
  752. wol_cfg = QLCRD32(adapter, QLCNIC_WOL_CONFIG);
  753. if (wol->wolopts & WAKE_MAGIC)
  754. wol_cfg |= 1UL << adapter->portnum;
  755. else
  756. wol_cfg &= ~(1UL << adapter->portnum);
  757. QLCWR32(adapter, QLCNIC_WOL_CONFIG, wol_cfg);
  758. return 0;
  759. }
  760. /*
  761. * Set the coalescing parameters. Currently only normal is supported.
  762. * If rx_coalesce_usecs == 0 or rx_max_coalesced_frames == 0 then set the
  763. * firmware coalescing to default.
  764. */
  765. static int qlcnic_set_intr_coalesce(struct net_device *netdev,
  766. struct ethtool_coalesce *ethcoal)
  767. {
  768. struct qlcnic_adapter *adapter = netdev_priv(netdev);
  769. if (adapter->is_up != QLCNIC_ADAPTER_UP_MAGIC)
  770. return -EINVAL;
  771. /*
  772. * Return Error if unsupported values or
  773. * unsupported parameters are set.
  774. */
  775. if (ethcoal->rx_coalesce_usecs > 0xffff ||
  776. ethcoal->rx_max_coalesced_frames > 0xffff ||
  777. ethcoal->tx_coalesce_usecs > 0xffff ||
  778. ethcoal->tx_max_coalesced_frames > 0xffff ||
  779. ethcoal->rx_coalesce_usecs_irq ||
  780. ethcoal->rx_max_coalesced_frames_irq ||
  781. ethcoal->tx_coalesce_usecs_irq ||
  782. ethcoal->tx_max_coalesced_frames_irq ||
  783. ethcoal->stats_block_coalesce_usecs ||
  784. ethcoal->use_adaptive_rx_coalesce ||
  785. ethcoal->use_adaptive_tx_coalesce ||
  786. ethcoal->pkt_rate_low ||
  787. ethcoal->rx_coalesce_usecs_low ||
  788. ethcoal->rx_max_coalesced_frames_low ||
  789. ethcoal->tx_coalesce_usecs_low ||
  790. ethcoal->tx_max_coalesced_frames_low ||
  791. ethcoal->pkt_rate_high ||
  792. ethcoal->rx_coalesce_usecs_high ||
  793. ethcoal->rx_max_coalesced_frames_high ||
  794. ethcoal->tx_coalesce_usecs_high ||
  795. ethcoal->tx_max_coalesced_frames_high)
  796. return -EINVAL;
  797. if (!ethcoal->rx_coalesce_usecs ||
  798. !ethcoal->rx_max_coalesced_frames) {
  799. adapter->coal.flags = QLCNIC_INTR_DEFAULT;
  800. adapter->coal.normal.data.rx_time_us =
  801. QLCNIC_DEFAULT_INTR_COALESCE_RX_TIME_US;
  802. adapter->coal.normal.data.rx_packets =
  803. QLCNIC_DEFAULT_INTR_COALESCE_RX_PACKETS;
  804. } else {
  805. adapter->coal.flags = 0;
  806. adapter->coal.normal.data.rx_time_us =
  807. ethcoal->rx_coalesce_usecs;
  808. adapter->coal.normal.data.rx_packets =
  809. ethcoal->rx_max_coalesced_frames;
  810. }
  811. adapter->coal.normal.data.tx_time_us = ethcoal->tx_coalesce_usecs;
  812. adapter->coal.normal.data.tx_packets =
  813. ethcoal->tx_max_coalesced_frames;
  814. qlcnic_config_intr_coalesce(adapter);
  815. return 0;
  816. }
  817. static int qlcnic_get_intr_coalesce(struct net_device *netdev,
  818. struct ethtool_coalesce *ethcoal)
  819. {
  820. struct qlcnic_adapter *adapter = netdev_priv(netdev);
  821. if (adapter->is_up != QLCNIC_ADAPTER_UP_MAGIC)
  822. return -EINVAL;
  823. ethcoal->rx_coalesce_usecs = adapter->coal.normal.data.rx_time_us;
  824. ethcoal->tx_coalesce_usecs = adapter->coal.normal.data.tx_time_us;
  825. ethcoal->rx_max_coalesced_frames =
  826. adapter->coal.normal.data.rx_packets;
  827. ethcoal->tx_max_coalesced_frames =
  828. adapter->coal.normal.data.tx_packets;
  829. return 0;
  830. }
  831. static int qlcnic_set_flags(struct net_device *netdev, u32 data)
  832. {
  833. struct qlcnic_adapter *adapter = netdev_priv(netdev);
  834. int hw_lro;
  835. if (!(adapter->capabilities & QLCNIC_FW_CAPABILITY_HW_LRO))
  836. return -EINVAL;
  837. ethtool_op_set_flags(netdev, data);
  838. hw_lro = (data & ETH_FLAG_LRO) ? QLCNIC_LRO_ENABLED : 0;
  839. if (qlcnic_config_hw_lro(adapter, hw_lro))
  840. return -EIO;
  841. if ((hw_lro == 0) && qlcnic_send_lro_cleanup(adapter))
  842. return -EIO;
  843. return 0;
  844. }
  845. static u32 qlcnic_get_msglevel(struct net_device *netdev)
  846. {
  847. struct qlcnic_adapter *adapter = netdev_priv(netdev);
  848. return adapter->msg_enable;
  849. }
  850. static void qlcnic_set_msglevel(struct net_device *netdev, u32 msglvl)
  851. {
  852. struct qlcnic_adapter *adapter = netdev_priv(netdev);
  853. adapter->msg_enable = msglvl;
  854. }
  855. const struct ethtool_ops qlcnic_ethtool_ops = {
  856. .get_settings = qlcnic_get_settings,
  857. .set_settings = qlcnic_set_settings,
  858. .get_drvinfo = qlcnic_get_drvinfo,
  859. .get_regs_len = qlcnic_get_regs_len,
  860. .get_regs = qlcnic_get_regs,
  861. .get_link = ethtool_op_get_link,
  862. .get_eeprom_len = qlcnic_get_eeprom_len,
  863. .get_eeprom = qlcnic_get_eeprom,
  864. .get_ringparam = qlcnic_get_ringparam,
  865. .set_ringparam = qlcnic_set_ringparam,
  866. .get_pauseparam = qlcnic_get_pauseparam,
  867. .set_pauseparam = qlcnic_set_pauseparam,
  868. .get_tx_csum = qlcnic_get_tx_csum,
  869. .set_tx_csum = ethtool_op_set_tx_csum,
  870. .set_sg = ethtool_op_set_sg,
  871. .get_tso = qlcnic_get_tso,
  872. .set_tso = qlcnic_set_tso,
  873. .get_wol = qlcnic_get_wol,
  874. .set_wol = qlcnic_set_wol,
  875. .self_test = qlcnic_diag_test,
  876. .get_strings = qlcnic_get_strings,
  877. .get_ethtool_stats = qlcnic_get_ethtool_stats,
  878. .get_sset_count = qlcnic_get_sset_count,
  879. .get_rx_csum = qlcnic_get_rx_csum,
  880. .set_rx_csum = qlcnic_set_rx_csum,
  881. .get_coalesce = qlcnic_get_intr_coalesce,
  882. .set_coalesce = qlcnic_set_intr_coalesce,
  883. .get_flags = ethtool_op_get_flags,
  884. .set_flags = qlcnic_set_flags,
  885. .phys_id = qlcnic_blink_led,
  886. .set_msglevel = qlcnic_set_msglevel,
  887. .get_msglevel = qlcnic_get_msglevel,
  888. };