enic_res.c 9.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387
  1. /*
  2. * Copyright 2008 Cisco Systems, Inc. All rights reserved.
  3. * Copyright 2007 Nuova Systems, Inc. All rights reserved.
  4. *
  5. * This program is free software; you may redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; version 2 of the License.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  10. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  11. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  12. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  13. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  14. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  15. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  16. * SOFTWARE.
  17. *
  18. */
  19. #include <linux/kernel.h>
  20. #include <linux/errno.h>
  21. #include <linux/types.h>
  22. #include <linux/pci.h>
  23. #include <linux/netdevice.h>
  24. #include "wq_enet_desc.h"
  25. #include "rq_enet_desc.h"
  26. #include "cq_enet_desc.h"
  27. #include "vnic_resource.h"
  28. #include "vnic_enet.h"
  29. #include "vnic_dev.h"
  30. #include "vnic_wq.h"
  31. #include "vnic_rq.h"
  32. #include "vnic_cq.h"
  33. #include "vnic_intr.h"
  34. #include "vnic_stats.h"
  35. #include "vnic_nic.h"
  36. #include "vnic_rss.h"
  37. #include "enic_res.h"
  38. #include "enic.h"
  39. int enic_get_vnic_config(struct enic *enic)
  40. {
  41. struct vnic_enet_config *c = &enic->config;
  42. int err;
  43. err = vnic_dev_mac_addr(enic->vdev, enic->mac_addr);
  44. if (err) {
  45. printk(KERN_ERR PFX "Error getting MAC addr, %d\n", err);
  46. return err;
  47. }
  48. #define GET_CONFIG(m) \
  49. do { \
  50. err = vnic_dev_spec(enic->vdev, \
  51. offsetof(struct vnic_enet_config, m), \
  52. sizeof(c->m), &c->m); \
  53. if (err) { \
  54. printk(KERN_ERR PFX \
  55. "Error getting %s, %d\n", #m, err); \
  56. return err; \
  57. } \
  58. } while (0)
  59. GET_CONFIG(flags);
  60. GET_CONFIG(wq_desc_count);
  61. GET_CONFIG(rq_desc_count);
  62. GET_CONFIG(mtu);
  63. GET_CONFIG(intr_timer_type);
  64. GET_CONFIG(intr_mode);
  65. GET_CONFIG(intr_timer_usec);
  66. c->wq_desc_count =
  67. min_t(u32, ENIC_MAX_WQ_DESCS,
  68. max_t(u32, ENIC_MIN_WQ_DESCS,
  69. c->wq_desc_count));
  70. c->wq_desc_count &= 0xffffffe0; /* must be aligned to groups of 32 */
  71. c->rq_desc_count =
  72. min_t(u32, ENIC_MAX_RQ_DESCS,
  73. max_t(u32, ENIC_MIN_RQ_DESCS,
  74. c->rq_desc_count));
  75. c->rq_desc_count &= 0xffffffe0; /* must be aligned to groups of 32 */
  76. if (c->mtu == 0)
  77. c->mtu = 1500;
  78. c->mtu = min_t(u16, ENIC_MAX_MTU,
  79. max_t(u16, ENIC_MIN_MTU,
  80. c->mtu));
  81. c->intr_timer_usec = min_t(u32,
  82. INTR_COALESCE_HW_TO_USEC(VNIC_INTR_TIMER_MAX),
  83. c->intr_timer_usec);
  84. printk(KERN_INFO PFX "vNIC MAC addr %pM wq/rq %d/%d\n",
  85. enic->mac_addr, c->wq_desc_count, c->rq_desc_count);
  86. printk(KERN_INFO PFX "vNIC mtu %d csum tx/rx %d/%d tso/lro %d/%d "
  87. "intr timer %d usec\n",
  88. c->mtu, ENIC_SETTING(enic, TXCSUM),
  89. ENIC_SETTING(enic, RXCSUM), ENIC_SETTING(enic, TSO),
  90. ENIC_SETTING(enic, LRO), c->intr_timer_usec);
  91. return 0;
  92. }
  93. void enic_add_multicast_addr(struct enic *enic, u8 *addr)
  94. {
  95. vnic_dev_add_addr(enic->vdev, addr);
  96. }
  97. void enic_del_multicast_addr(struct enic *enic, u8 *addr)
  98. {
  99. vnic_dev_del_addr(enic->vdev, addr);
  100. }
  101. void enic_add_vlan(struct enic *enic, u16 vlanid)
  102. {
  103. u64 a0 = vlanid, a1 = 0;
  104. int wait = 1000;
  105. int err;
  106. err = vnic_dev_cmd(enic->vdev, CMD_VLAN_ADD, &a0, &a1, wait);
  107. if (err)
  108. printk(KERN_ERR PFX "Can't add vlan id, %d\n", err);
  109. }
  110. void enic_del_vlan(struct enic *enic, u16 vlanid)
  111. {
  112. u64 a0 = vlanid, a1 = 0;
  113. int wait = 1000;
  114. int err;
  115. err = vnic_dev_cmd(enic->vdev, CMD_VLAN_DEL, &a0, &a1, wait);
  116. if (err)
  117. printk(KERN_ERR PFX "Can't delete vlan id, %d\n", err);
  118. }
  119. int enic_set_nic_cfg(struct enic *enic, u8 rss_default_cpu, u8 rss_hash_type,
  120. u8 rss_hash_bits, u8 rss_base_cpu, u8 rss_enable, u8 tso_ipid_split_en,
  121. u8 ig_vlan_strip_en)
  122. {
  123. u64 a0, a1;
  124. u32 nic_cfg;
  125. int wait = 1000;
  126. vnic_set_nic_cfg(&nic_cfg, rss_default_cpu,
  127. rss_hash_type, rss_hash_bits, rss_base_cpu,
  128. rss_enable, tso_ipid_split_en, ig_vlan_strip_en);
  129. a0 = nic_cfg;
  130. a1 = 0;
  131. return vnic_dev_cmd(enic->vdev, CMD_NIC_CFG, &a0, &a1, wait);
  132. }
  133. int enic_set_rss_key(struct enic *enic, dma_addr_t key_pa, u64 len)
  134. {
  135. u64 a0 = (u64)key_pa, a1 = len;
  136. int wait = 1000;
  137. return vnic_dev_cmd(enic->vdev, CMD_RSS_KEY, &a0, &a1, wait);
  138. }
  139. int enic_set_rss_cpu(struct enic *enic, dma_addr_t cpu_pa, u64 len)
  140. {
  141. u64 a0 = (u64)cpu_pa, a1 = len;
  142. int wait = 1000;
  143. return vnic_dev_cmd(enic->vdev, CMD_RSS_CPU, &a0, &a1, wait);
  144. }
  145. void enic_free_vnic_resources(struct enic *enic)
  146. {
  147. unsigned int i;
  148. for (i = 0; i < enic->wq_count; i++)
  149. vnic_wq_free(&enic->wq[i]);
  150. for (i = 0; i < enic->rq_count; i++)
  151. vnic_rq_free(&enic->rq[i]);
  152. for (i = 0; i < enic->cq_count; i++)
  153. vnic_cq_free(&enic->cq[i]);
  154. for (i = 0; i < enic->intr_count; i++)
  155. vnic_intr_free(&enic->intr[i]);
  156. }
  157. void enic_get_res_counts(struct enic *enic)
  158. {
  159. enic->wq_count = min_t(int,
  160. vnic_dev_get_res_count(enic->vdev, RES_TYPE_WQ),
  161. ENIC_WQ_MAX);
  162. enic->rq_count = min_t(int,
  163. vnic_dev_get_res_count(enic->vdev, RES_TYPE_RQ),
  164. ENIC_RQ_MAX);
  165. enic->cq_count = min_t(int,
  166. vnic_dev_get_res_count(enic->vdev, RES_TYPE_CQ),
  167. ENIC_CQ_MAX);
  168. enic->intr_count = min_t(int,
  169. vnic_dev_get_res_count(enic->vdev, RES_TYPE_INTR_CTRL),
  170. ENIC_INTR_MAX);
  171. printk(KERN_INFO PFX "vNIC resources avail: "
  172. "wq %d rq %d cq %d intr %d\n",
  173. enic->wq_count, enic->rq_count,
  174. enic->cq_count, enic->intr_count);
  175. }
  176. void enic_init_vnic_resources(struct enic *enic)
  177. {
  178. enum vnic_dev_intr_mode intr_mode;
  179. unsigned int mask_on_assertion;
  180. unsigned int interrupt_offset;
  181. unsigned int error_interrupt_enable;
  182. unsigned int error_interrupt_offset;
  183. unsigned int cq_index;
  184. unsigned int i;
  185. intr_mode = vnic_dev_get_intr_mode(enic->vdev);
  186. /* Init RQ/WQ resources.
  187. *
  188. * RQ[0 - n-1] point to CQ[0 - n-1]
  189. * WQ[0 - m-1] point to CQ[n - n+m-1]
  190. *
  191. * Error interrupt is not enabled for MSI.
  192. */
  193. switch (intr_mode) {
  194. case VNIC_DEV_INTR_MODE_INTX:
  195. case VNIC_DEV_INTR_MODE_MSIX:
  196. error_interrupt_enable = 1;
  197. error_interrupt_offset = enic->intr_count - 2;
  198. break;
  199. default:
  200. error_interrupt_enable = 0;
  201. error_interrupt_offset = 0;
  202. break;
  203. }
  204. for (i = 0; i < enic->rq_count; i++) {
  205. cq_index = i;
  206. vnic_rq_init(&enic->rq[i],
  207. cq_index,
  208. error_interrupt_enable,
  209. error_interrupt_offset);
  210. }
  211. for (i = 0; i < enic->wq_count; i++) {
  212. cq_index = enic->rq_count + i;
  213. vnic_wq_init(&enic->wq[i],
  214. cq_index,
  215. error_interrupt_enable,
  216. error_interrupt_offset);
  217. }
  218. /* Init CQ resources
  219. *
  220. * CQ[0 - n+m-1] point to INTR[0] for INTx, MSI
  221. * CQ[0 - n+m-1] point to INTR[0 - n+m-1] for MSI-X
  222. */
  223. for (i = 0; i < enic->cq_count; i++) {
  224. switch (intr_mode) {
  225. case VNIC_DEV_INTR_MODE_MSIX:
  226. interrupt_offset = i;
  227. break;
  228. default:
  229. interrupt_offset = 0;
  230. break;
  231. }
  232. vnic_cq_init(&enic->cq[i],
  233. 0 /* flow_control_enable */,
  234. 1 /* color_enable */,
  235. 0 /* cq_head */,
  236. 0 /* cq_tail */,
  237. 1 /* cq_tail_color */,
  238. 1 /* interrupt_enable */,
  239. 1 /* cq_entry_enable */,
  240. 0 /* cq_message_enable */,
  241. interrupt_offset,
  242. 0 /* cq_message_addr */);
  243. }
  244. /* Init INTR resources
  245. *
  246. * mask_on_assertion is not used for INTx due to the level-
  247. * triggered nature of INTx
  248. */
  249. switch (intr_mode) {
  250. case VNIC_DEV_INTR_MODE_MSI:
  251. case VNIC_DEV_INTR_MODE_MSIX:
  252. mask_on_assertion = 1;
  253. break;
  254. default:
  255. mask_on_assertion = 0;
  256. break;
  257. }
  258. for (i = 0; i < enic->intr_count; i++) {
  259. vnic_intr_init(&enic->intr[i],
  260. INTR_COALESCE_USEC_TO_HW(enic->config.intr_timer_usec),
  261. enic->config.intr_timer_type,
  262. mask_on_assertion);
  263. }
  264. /* Clear LIF stats
  265. */
  266. vnic_dev_stats_clear(enic->vdev);
  267. }
  268. int enic_alloc_vnic_resources(struct enic *enic)
  269. {
  270. enum vnic_dev_intr_mode intr_mode;
  271. unsigned int i;
  272. int err;
  273. intr_mode = vnic_dev_get_intr_mode(enic->vdev);
  274. printk(KERN_INFO PFX "vNIC resources used: "
  275. "wq %d rq %d cq %d intr %d intr mode %s\n",
  276. enic->wq_count, enic->rq_count,
  277. enic->cq_count, enic->intr_count,
  278. intr_mode == VNIC_DEV_INTR_MODE_INTX ? "legacy PCI INTx" :
  279. intr_mode == VNIC_DEV_INTR_MODE_MSI ? "MSI" :
  280. intr_mode == VNIC_DEV_INTR_MODE_MSIX ? "MSI-X" :
  281. "unknown"
  282. );
  283. /* Allocate queue resources
  284. */
  285. for (i = 0; i < enic->wq_count; i++) {
  286. err = vnic_wq_alloc(enic->vdev, &enic->wq[i], i,
  287. enic->config.wq_desc_count,
  288. sizeof(struct wq_enet_desc));
  289. if (err)
  290. goto err_out_cleanup;
  291. }
  292. for (i = 0; i < enic->rq_count; i++) {
  293. err = vnic_rq_alloc(enic->vdev, &enic->rq[i], i,
  294. enic->config.rq_desc_count,
  295. sizeof(struct rq_enet_desc));
  296. if (err)
  297. goto err_out_cleanup;
  298. }
  299. for (i = 0; i < enic->cq_count; i++) {
  300. if (i < enic->rq_count)
  301. err = vnic_cq_alloc(enic->vdev, &enic->cq[i], i,
  302. enic->config.rq_desc_count,
  303. sizeof(struct cq_enet_rq_desc));
  304. else
  305. err = vnic_cq_alloc(enic->vdev, &enic->cq[i], i,
  306. enic->config.wq_desc_count,
  307. sizeof(struct cq_enet_wq_desc));
  308. if (err)
  309. goto err_out_cleanup;
  310. }
  311. for (i = 0; i < enic->intr_count; i++) {
  312. err = vnic_intr_alloc(enic->vdev, &enic->intr[i], i);
  313. if (err)
  314. goto err_out_cleanup;
  315. }
  316. /* Hook remaining resource
  317. */
  318. enic->legacy_pba = vnic_dev_get_res(enic->vdev,
  319. RES_TYPE_INTR_PBA_LEGACY, 0);
  320. if (!enic->legacy_pba && intr_mode == VNIC_DEV_INTR_MODE_INTX) {
  321. printk(KERN_ERR PFX "Failed to hook legacy pba resource\n");
  322. err = -ENODEV;
  323. goto err_out_cleanup;
  324. }
  325. return 0;
  326. err_out_cleanup:
  327. enic_free_vnic_resources(enic);
  328. return err;
  329. }