mach-smdk6410.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681
  1. /* linux/arch/arm/mach-s3c64xx/mach-smdk6410.c
  2. *
  3. * Copyright 2008 Openmoko, Inc.
  4. * Copyright 2008 Simtec Electronics
  5. * Ben Dooks <ben@simtec.co.uk>
  6. * http://armlinux.simtec.co.uk/
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. *
  12. */
  13. #include <linux/kernel.h>
  14. #include <linux/types.h>
  15. #include <linux/interrupt.h>
  16. #include <linux/list.h>
  17. #include <linux/timer.h>
  18. #include <linux/init.h>
  19. #include <linux/serial_core.h>
  20. #include <linux/platform_device.h>
  21. #include <linux/io.h>
  22. #include <linux/i2c.h>
  23. #include <linux/leds.h>
  24. #include <linux/fb.h>
  25. #include <linux/gpio.h>
  26. #include <linux/delay.h>
  27. #include <linux/smsc911x.h>
  28. #include <linux/regulator/fixed.h>
  29. #ifdef CONFIG_SMDK6410_WM1190_EV1
  30. #include <linux/mfd/wm8350/core.h>
  31. #include <linux/mfd/wm8350/pmic.h>
  32. #endif
  33. #ifdef CONFIG_SMDK6410_WM1192_EV1
  34. #include <linux/mfd/wm831x/core.h>
  35. #include <linux/mfd/wm831x/pdata.h>
  36. #endif
  37. #include <video/platform_lcd.h>
  38. #include <asm/mach/arch.h>
  39. #include <asm/mach/map.h>
  40. #include <asm/mach/irq.h>
  41. #include <mach/hardware.h>
  42. #include <mach/regs-fb.h>
  43. #include <mach/map.h>
  44. #include <asm/irq.h>
  45. #include <asm/mach-types.h>
  46. #include <plat/regs-serial.h>
  47. #include <mach/regs-modem.h>
  48. #include <mach/regs-gpio.h>
  49. #include <mach/regs-sys.h>
  50. #include <mach/regs-srom.h>
  51. #include <plat/iic.h>
  52. #include <plat/fb.h>
  53. #include <plat/gpio-cfg.h>
  54. #include <mach/s3c6410.h>
  55. #include <plat/clock.h>
  56. #include <plat/devs.h>
  57. #include <plat/cpu.h>
  58. #include <plat/adc.h>
  59. #include <plat/ts.h>
  60. #define UCON S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK
  61. #define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB
  62. #define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE
  63. static struct s3c2410_uartcfg smdk6410_uartcfgs[] __initdata = {
  64. [0] = {
  65. .hwport = 0,
  66. .flags = 0,
  67. .ucon = UCON,
  68. .ulcon = ULCON,
  69. .ufcon = UFCON,
  70. },
  71. [1] = {
  72. .hwport = 1,
  73. .flags = 0,
  74. .ucon = UCON,
  75. .ulcon = ULCON,
  76. .ufcon = UFCON,
  77. },
  78. [2] = {
  79. .hwport = 2,
  80. .flags = 0,
  81. .ucon = UCON,
  82. .ulcon = ULCON,
  83. .ufcon = UFCON,
  84. },
  85. [3] = {
  86. .hwport = 3,
  87. .flags = 0,
  88. .ucon = UCON,
  89. .ulcon = ULCON,
  90. .ufcon = UFCON,
  91. },
  92. };
  93. /* framebuffer and LCD setup. */
  94. /* GPF15 = LCD backlight control
  95. * GPF13 => Panel power
  96. * GPN5 = LCD nRESET signal
  97. * PWM_TOUT1 => backlight brightness
  98. */
  99. static void smdk6410_lcd_power_set(struct plat_lcd_data *pd,
  100. unsigned int power)
  101. {
  102. if (power) {
  103. gpio_direction_output(S3C64XX_GPF(13), 1);
  104. gpio_direction_output(S3C64XX_GPF(15), 1);
  105. /* fire nRESET on power up */
  106. gpio_direction_output(S3C64XX_GPN(5), 0);
  107. msleep(10);
  108. gpio_direction_output(S3C64XX_GPN(5), 1);
  109. msleep(1);
  110. } else {
  111. gpio_direction_output(S3C64XX_GPF(15), 0);
  112. gpio_direction_output(S3C64XX_GPF(13), 0);
  113. }
  114. }
  115. static struct plat_lcd_data smdk6410_lcd_power_data = {
  116. .set_power = smdk6410_lcd_power_set,
  117. };
  118. static struct platform_device smdk6410_lcd_powerdev = {
  119. .name = "platform-lcd",
  120. .dev.parent = &s3c_device_fb.dev,
  121. .dev.platform_data = &smdk6410_lcd_power_data,
  122. };
  123. static struct s3c_fb_pd_win smdk6410_fb_win0 = {
  124. /* this is to ensure we use win0 */
  125. .win_mode = {
  126. .pixclock = 41094,
  127. .left_margin = 8,
  128. .right_margin = 13,
  129. .upper_margin = 7,
  130. .lower_margin = 5,
  131. .hsync_len = 3,
  132. .vsync_len = 1,
  133. .xres = 800,
  134. .yres = 480,
  135. },
  136. .max_bpp = 32,
  137. .default_bpp = 16,
  138. };
  139. /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */
  140. static struct s3c_fb_platdata smdk6410_lcd_pdata __initdata = {
  141. .setup_gpio = s3c64xx_fb_gpio_setup_24bpp,
  142. .win[0] = &smdk6410_fb_win0,
  143. .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
  144. .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
  145. };
  146. /*
  147. * Configuring Ethernet on SMDK6410
  148. *
  149. * Both CS8900A and LAN9115 chips share one chip select mediated by CFG6.
  150. * The constant address below corresponds to nCS1
  151. *
  152. * 1) Set CFGB2 p3 ON others off, no other CFGB selects "ethernet"
  153. * 2) CFG6 needs to be switched to "LAN9115" side
  154. */
  155. static struct resource smdk6410_smsc911x_resources[] = {
  156. [0] = {
  157. .start = S3C64XX_PA_XM0CSN1,
  158. .end = S3C64XX_PA_XM0CSN1 + SZ_64K - 1,
  159. .flags = IORESOURCE_MEM,
  160. },
  161. [1] = {
  162. .start = S3C_EINT(10),
  163. .end = S3C_EINT(10),
  164. .flags = IORESOURCE_IRQ | IRQ_TYPE_LEVEL_LOW,
  165. },
  166. };
  167. static struct smsc911x_platform_config smdk6410_smsc911x_pdata = {
  168. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  169. .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
  170. .flags = SMSC911X_USE_32BIT | SMSC911X_FORCE_INTERNAL_PHY,
  171. .phy_interface = PHY_INTERFACE_MODE_MII,
  172. };
  173. static struct platform_device smdk6410_smsc911x = {
  174. .name = "smsc911x",
  175. .id = -1,
  176. .num_resources = ARRAY_SIZE(smdk6410_smsc911x_resources),
  177. .resource = &smdk6410_smsc911x_resources[0],
  178. .dev = {
  179. .platform_data = &smdk6410_smsc911x_pdata,
  180. },
  181. };
  182. #ifdef CONFIG_REGULATOR
  183. static struct regulator_consumer_supply smdk6410_b_pwr_5v_consumers[] = {
  184. {
  185. /* WM8580 */
  186. .supply = "PVDD",
  187. .dev_name = "0-001b",
  188. },
  189. {
  190. /* WM8580 */
  191. .supply = "AVDD",
  192. .dev_name = "0-001b",
  193. },
  194. };
  195. static struct regulator_init_data smdk6410_b_pwr_5v_data = {
  196. .constraints = {
  197. .always_on = 1,
  198. },
  199. .num_consumer_supplies = ARRAY_SIZE(smdk6410_b_pwr_5v_consumers),
  200. .consumer_supplies = smdk6410_b_pwr_5v_consumers,
  201. };
  202. static struct fixed_voltage_config smdk6410_b_pwr_5v_pdata = {
  203. .supply_name = "B_PWR_5V",
  204. .microvolts = 5000000,
  205. .init_data = &smdk6410_b_pwr_5v_data,
  206. .gpio = -EINVAL,
  207. };
  208. static struct platform_device smdk6410_b_pwr_5v = {
  209. .name = "reg-fixed-voltage",
  210. .id = -1,
  211. .dev = {
  212. .platform_data = &smdk6410_b_pwr_5v_pdata,
  213. },
  214. };
  215. #endif
  216. static struct map_desc smdk6410_iodesc[] = {};
  217. static struct platform_device *smdk6410_devices[] __initdata = {
  218. #ifdef CONFIG_SMDK6410_SD_CH0
  219. &s3c_device_hsmmc0,
  220. #endif
  221. #ifdef CONFIG_SMDK6410_SD_CH1
  222. &s3c_device_hsmmc1,
  223. #endif
  224. &s3c_device_i2c0,
  225. &s3c_device_i2c1,
  226. &s3c_device_fb,
  227. &s3c_device_ohci,
  228. &s3c_device_usb_hsotg,
  229. &s3c64xx_device_iisv4,
  230. #ifdef CONFIG_REGULATOR
  231. &smdk6410_b_pwr_5v,
  232. #endif
  233. &smdk6410_lcd_powerdev,
  234. &smdk6410_smsc911x,
  235. &s3c_device_adc,
  236. &s3c_device_ts,
  237. &s3c_device_wdt,
  238. };
  239. #ifdef CONFIG_REGULATOR
  240. /* ARM core */
  241. static struct regulator_consumer_supply smdk6410_vddarm_consumers[] = {
  242. {
  243. .supply = "vddarm",
  244. }
  245. };
  246. /* VDDARM, BUCK1 on J5 */
  247. static struct regulator_init_data smdk6410_vddarm = {
  248. .constraints = {
  249. .name = "PVDD_ARM",
  250. .min_uV = 1000000,
  251. .max_uV = 1300000,
  252. .always_on = 1,
  253. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  254. },
  255. .num_consumer_supplies = ARRAY_SIZE(smdk6410_vddarm_consumers),
  256. .consumer_supplies = smdk6410_vddarm_consumers,
  257. };
  258. /* VDD_INT, BUCK2 on J5 */
  259. static struct regulator_init_data smdk6410_vddint = {
  260. .constraints = {
  261. .name = "PVDD_INT",
  262. .min_uV = 1000000,
  263. .max_uV = 1200000,
  264. .always_on = 1,
  265. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  266. },
  267. };
  268. /* VDD_HI, LDO3 on J5 */
  269. static struct regulator_init_data smdk6410_vddhi = {
  270. .constraints = {
  271. .name = "PVDD_HI",
  272. .always_on = 1,
  273. },
  274. };
  275. /* VDD_PLL, LDO2 on J5 */
  276. static struct regulator_init_data smdk6410_vddpll = {
  277. .constraints = {
  278. .name = "PVDD_PLL",
  279. .always_on = 1,
  280. },
  281. };
  282. /* VDD_UH_MMC, LDO5 on J5 */
  283. static struct regulator_init_data smdk6410_vdduh_mmc = {
  284. .constraints = {
  285. .name = "PVDD_UH/PVDD_MMC",
  286. .always_on = 1,
  287. },
  288. };
  289. /* VCCM3BT, LDO8 on J5 */
  290. static struct regulator_init_data smdk6410_vccmc3bt = {
  291. .constraints = {
  292. .name = "PVCCM3BT",
  293. .always_on = 1,
  294. },
  295. };
  296. /* VCCM2MTV, LDO11 on J5 */
  297. static struct regulator_init_data smdk6410_vccm2mtv = {
  298. .constraints = {
  299. .name = "PVCCM2MTV",
  300. .always_on = 1,
  301. },
  302. };
  303. /* VDD_LCD, LDO12 on J5 */
  304. static struct regulator_init_data smdk6410_vddlcd = {
  305. .constraints = {
  306. .name = "PVDD_LCD",
  307. .always_on = 1,
  308. },
  309. };
  310. /* VDD_OTGI, LDO9 on J5 */
  311. static struct regulator_init_data smdk6410_vddotgi = {
  312. .constraints = {
  313. .name = "PVDD_OTGI",
  314. .always_on = 1,
  315. },
  316. };
  317. /* VDD_OTG, LDO14 on J5 */
  318. static struct regulator_init_data smdk6410_vddotg = {
  319. .constraints = {
  320. .name = "PVDD_OTG",
  321. .always_on = 1,
  322. },
  323. };
  324. /* VDD_ALIVE, LDO15 on J5 */
  325. static struct regulator_init_data smdk6410_vddalive = {
  326. .constraints = {
  327. .name = "PVDD_ALIVE",
  328. .always_on = 1,
  329. },
  330. };
  331. /* VDD_AUDIO, VLDO_AUDIO on J5 */
  332. static struct regulator_init_data smdk6410_vddaudio = {
  333. .constraints = {
  334. .name = "PVDD_AUDIO",
  335. .always_on = 1,
  336. },
  337. };
  338. #endif
  339. #ifdef CONFIG_SMDK6410_WM1190_EV1
  340. /* S3C64xx internal logic & PLL */
  341. static struct regulator_init_data wm8350_dcdc1_data = {
  342. .constraints = {
  343. .name = "PVDD_INT/PVDD_PLL",
  344. .min_uV = 1200000,
  345. .max_uV = 1200000,
  346. .always_on = 1,
  347. .apply_uV = 1,
  348. },
  349. };
  350. /* Memory */
  351. static struct regulator_init_data wm8350_dcdc3_data = {
  352. .constraints = {
  353. .name = "PVDD_MEM",
  354. .min_uV = 1800000,
  355. .max_uV = 1800000,
  356. .always_on = 1,
  357. .state_mem = {
  358. .uV = 1800000,
  359. .mode = REGULATOR_MODE_NORMAL,
  360. .enabled = 1,
  361. },
  362. .initial_state = PM_SUSPEND_MEM,
  363. },
  364. };
  365. /* USB, EXT, PCM, ADC/DAC, USB, MMC */
  366. static struct regulator_consumer_supply wm8350_dcdc4_consumers[] = {
  367. {
  368. /* WM8580 */
  369. .supply = "DVDD",
  370. .dev_name = "0-001b",
  371. },
  372. };
  373. static struct regulator_init_data wm8350_dcdc4_data = {
  374. .constraints = {
  375. .name = "PVDD_HI/PVDD_EXT/PVDD_SYS/PVCCM2MTV",
  376. .min_uV = 3000000,
  377. .max_uV = 3000000,
  378. .always_on = 1,
  379. },
  380. .num_consumer_supplies = ARRAY_SIZE(wm8350_dcdc4_consumers),
  381. .consumer_supplies = wm8350_dcdc4_consumers,
  382. };
  383. /* OTGi/1190-EV1 HPVDD & AVDD */
  384. static struct regulator_init_data wm8350_ldo4_data = {
  385. .constraints = {
  386. .name = "PVDD_OTGI/HPVDD/AVDD",
  387. .min_uV = 1200000,
  388. .max_uV = 1200000,
  389. .apply_uV = 1,
  390. .always_on = 1,
  391. },
  392. };
  393. static struct {
  394. int regulator;
  395. struct regulator_init_data *initdata;
  396. } wm1190_regulators[] = {
  397. { WM8350_DCDC_1, &wm8350_dcdc1_data },
  398. { WM8350_DCDC_3, &wm8350_dcdc3_data },
  399. { WM8350_DCDC_4, &wm8350_dcdc4_data },
  400. { WM8350_DCDC_6, &smdk6410_vddarm },
  401. { WM8350_LDO_1, &smdk6410_vddalive },
  402. { WM8350_LDO_2, &smdk6410_vddotg },
  403. { WM8350_LDO_3, &smdk6410_vddlcd },
  404. { WM8350_LDO_4, &wm8350_ldo4_data },
  405. };
  406. static int __init smdk6410_wm8350_init(struct wm8350 *wm8350)
  407. {
  408. int i;
  409. /* Configure the IRQ line */
  410. s3c_gpio_setpull(S3C64XX_GPN(12), S3C_GPIO_PULL_UP);
  411. /* Instantiate the regulators */
  412. for (i = 0; i < ARRAY_SIZE(wm1190_regulators); i++)
  413. wm8350_register_regulator(wm8350,
  414. wm1190_regulators[i].regulator,
  415. wm1190_regulators[i].initdata);
  416. return 0;
  417. }
  418. static struct wm8350_platform_data __initdata smdk6410_wm8350_pdata = {
  419. .init = smdk6410_wm8350_init,
  420. .irq_high = 1,
  421. .irq_base = IRQ_BOARD_START,
  422. };
  423. #endif
  424. #ifdef CONFIG_SMDK6410_WM1192_EV1
  425. static struct gpio_led wm1192_pmic_leds[] = {
  426. {
  427. .name = "PMIC:red:power",
  428. .gpio = GPIO_BOARD_START + 3,
  429. .default_state = LEDS_GPIO_DEFSTATE_ON,
  430. },
  431. };
  432. static struct gpio_led_platform_data wm1192_pmic_led = {
  433. .num_leds = ARRAY_SIZE(wm1192_pmic_leds),
  434. .leds = wm1192_pmic_leds,
  435. };
  436. static struct platform_device wm1192_pmic_led_dev = {
  437. .name = "leds-gpio",
  438. .id = -1,
  439. .dev = {
  440. .platform_data = &wm1192_pmic_led,
  441. },
  442. };
  443. static int wm1192_pre_init(struct wm831x *wm831x)
  444. {
  445. int ret;
  446. /* Configure the IRQ line */
  447. s3c_gpio_setpull(S3C64XX_GPN(12), S3C_GPIO_PULL_UP);
  448. ret = platform_device_register(&wm1192_pmic_led_dev);
  449. if (ret != 0)
  450. dev_err(wm831x->dev, "Failed to add PMIC LED: %d\n", ret);
  451. return 0;
  452. }
  453. static struct wm831x_backlight_pdata wm1192_backlight_pdata = {
  454. .isink = 1,
  455. .max_uA = 27554,
  456. };
  457. static struct regulator_init_data wm1192_dcdc3 = {
  458. .constraints = {
  459. .name = "PVDD_MEM/PVDD_GPS",
  460. .always_on = 1,
  461. },
  462. };
  463. static struct regulator_consumer_supply wm1192_ldo1_consumers[] = {
  464. { .supply = "DVDD", .dev_name = "0-001b", }, /* WM8580 */
  465. };
  466. static struct regulator_init_data wm1192_ldo1 = {
  467. .constraints = {
  468. .name = "PVDD_LCD/PVDD_EXT",
  469. .always_on = 1,
  470. },
  471. .consumer_supplies = wm1192_ldo1_consumers,
  472. .num_consumer_supplies = ARRAY_SIZE(wm1192_ldo1_consumers),
  473. };
  474. static struct wm831x_status_pdata wm1192_led7_pdata = {
  475. .name = "LED7:green:",
  476. };
  477. static struct wm831x_status_pdata wm1192_led8_pdata = {
  478. .name = "LED8:green:",
  479. };
  480. static struct wm831x_pdata smdk6410_wm1192_pdata = {
  481. .pre_init = wm1192_pre_init,
  482. .irq_base = IRQ_BOARD_START,
  483. .backlight = &wm1192_backlight_pdata,
  484. .dcdc = {
  485. &smdk6410_vddarm, /* DCDC1 */
  486. &smdk6410_vddint, /* DCDC2 */
  487. &wm1192_dcdc3,
  488. },
  489. .gpio_base = GPIO_BOARD_START,
  490. .ldo = {
  491. &wm1192_ldo1, /* LDO1 */
  492. &smdk6410_vdduh_mmc, /* LDO2 */
  493. NULL, /* LDO3 NC */
  494. &smdk6410_vddotgi, /* LDO4 */
  495. &smdk6410_vddotg, /* LDO5 */
  496. &smdk6410_vddhi, /* LDO6 */
  497. &smdk6410_vddaudio, /* LDO7 */
  498. &smdk6410_vccm2mtv, /* LDO8 */
  499. &smdk6410_vddpll, /* LDO9 */
  500. &smdk6410_vccmc3bt, /* LDO10 */
  501. &smdk6410_vddalive, /* LDO11 */
  502. },
  503. .status = {
  504. &wm1192_led7_pdata,
  505. &wm1192_led8_pdata,
  506. },
  507. };
  508. #endif
  509. static struct i2c_board_info i2c_devs0[] __initdata = {
  510. { I2C_BOARD_INFO("24c08", 0x50), },
  511. { I2C_BOARD_INFO("wm8580", 0x1b), },
  512. #ifdef CONFIG_SMDK6410_WM1192_EV1
  513. { I2C_BOARD_INFO("wm8312", 0x34),
  514. .platform_data = &smdk6410_wm1192_pdata,
  515. .irq = S3C_EINT(12),
  516. },
  517. #endif
  518. #ifdef CONFIG_SMDK6410_WM1190_EV1
  519. { I2C_BOARD_INFO("wm8350", 0x1a),
  520. .platform_data = &smdk6410_wm8350_pdata,
  521. .irq = S3C_EINT(12),
  522. },
  523. #endif
  524. };
  525. static struct i2c_board_info i2c_devs1[] __initdata = {
  526. { I2C_BOARD_INFO("24c128", 0x57), }, /* Samsung S524AD0XD1 */
  527. };
  528. static struct s3c2410_ts_mach_info s3c_ts_platform __initdata = {
  529. .delay = 10000,
  530. .presc = 49,
  531. .oversampling_shift = 2,
  532. };
  533. static void __init smdk6410_map_io(void)
  534. {
  535. u32 tmp;
  536. s3c64xx_init_io(smdk6410_iodesc, ARRAY_SIZE(smdk6410_iodesc));
  537. s3c24xx_init_clocks(12000000);
  538. s3c24xx_init_uarts(smdk6410_uartcfgs, ARRAY_SIZE(smdk6410_uartcfgs));
  539. /* set the LCD type */
  540. tmp = __raw_readl(S3C64XX_SPCON);
  541. tmp &= ~S3C64XX_SPCON_LCD_SEL_MASK;
  542. tmp |= S3C64XX_SPCON_LCD_SEL_RGB;
  543. __raw_writel(tmp, S3C64XX_SPCON);
  544. /* remove the lcd bypass */
  545. tmp = __raw_readl(S3C64XX_MODEM_MIFPCON);
  546. tmp &= ~MIFPCON_LCD_BYPASS;
  547. __raw_writel(tmp, S3C64XX_MODEM_MIFPCON);
  548. }
  549. static void __init smdk6410_machine_init(void)
  550. {
  551. u32 cs1;
  552. s3c_i2c0_set_platdata(NULL);
  553. s3c_i2c1_set_platdata(NULL);
  554. s3c_fb_set_platdata(&smdk6410_lcd_pdata);
  555. s3c24xx_ts_set_platdata(&s3c_ts_platform);
  556. /* configure nCS1 width to 16 bits */
  557. cs1 = __raw_readl(S3C64XX_SROM_BW) &
  558. ~(S3C64XX_SROM_BW__CS_MASK << S3C64XX_SROM_BW__NCS1__SHIFT);
  559. cs1 |= ((1 << S3C64XX_SROM_BW__DATAWIDTH__SHIFT) |
  560. (1 << S3C64XX_SROM_BW__WAITENABLE__SHIFT) |
  561. (1 << S3C64XX_SROM_BW__BYTEENABLE__SHIFT)) <<
  562. S3C64XX_SROM_BW__NCS1__SHIFT;
  563. __raw_writel(cs1, S3C64XX_SROM_BW);
  564. /* set timing for nCS1 suitable for ethernet chip */
  565. __raw_writel((0 << S3C64XX_SROM_BCX__PMC__SHIFT) |
  566. (6 << S3C64XX_SROM_BCX__TACP__SHIFT) |
  567. (4 << S3C64XX_SROM_BCX__TCAH__SHIFT) |
  568. (1 << S3C64XX_SROM_BCX__TCOH__SHIFT) |
  569. (0xe << S3C64XX_SROM_BCX__TACC__SHIFT) |
  570. (4 << S3C64XX_SROM_BCX__TCOS__SHIFT) |
  571. (0 << S3C64XX_SROM_BCX__TACS__SHIFT), S3C64XX_SROM_BC1);
  572. gpio_request(S3C64XX_GPN(5), "LCD power");
  573. gpio_request(S3C64XX_GPF(13), "LCD power");
  574. gpio_request(S3C64XX_GPF(15), "LCD power");
  575. i2c_register_board_info(0, i2c_devs0, ARRAY_SIZE(i2c_devs0));
  576. i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
  577. platform_add_devices(smdk6410_devices, ARRAY_SIZE(smdk6410_devices));
  578. }
  579. MACHINE_START(SMDK6410, "SMDK6410")
  580. /* Maintainer: Ben Dooks <ben-linux@fluff.org> */
  581. .phys_io = S3C_PA_UART & 0xfff00000,
  582. .io_pg_offst = (((u32)S3C_VA_UART) >> 18) & 0xfffc,
  583. .boot_params = S3C64XX_PA_SDRAM + 0x100,
  584. .init_irq = s3c6410_init_irq,
  585. .map_io = smdk6410_map_io,
  586. .init_machine = smdk6410_machine_init,
  587. .timer = &s3c24xx_timer,
  588. MACHINE_END