devices.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201
  1. /*
  2. * Copyright 2009 Amit Kucheria <amit.kucheria@canonical.com>
  3. * Copyright (C) 2010 Freescale Semiconductor, Inc.
  4. *
  5. * The code contained herein is licensed under the GNU General Public
  6. * License. You may obtain a copy of the GNU General Public License
  7. * Version 2 or later at the following locations:
  8. *
  9. * http://www.opensource.org/licenses/gpl-license.html
  10. * http://www.gnu.org/copyleft/gpl.html
  11. */
  12. #include <linux/platform_device.h>
  13. #include <linux/dma-mapping.h>
  14. #include <linux/gpio.h>
  15. #include <mach/hardware.h>
  16. #include <mach/imx-uart.h>
  17. #include <mach/irqs.h>
  18. static struct resource uart0[] = {
  19. {
  20. .start = MX51_UART1_BASE_ADDR,
  21. .end = MX51_UART1_BASE_ADDR + 0xfff,
  22. .flags = IORESOURCE_MEM,
  23. }, {
  24. .start = MX51_MXC_INT_UART1,
  25. .end = MX51_MXC_INT_UART1,
  26. .flags = IORESOURCE_IRQ,
  27. },
  28. };
  29. struct platform_device mxc_uart_device0 = {
  30. .name = "imx-uart",
  31. .id = 0,
  32. .resource = uart0,
  33. .num_resources = ARRAY_SIZE(uart0),
  34. };
  35. static struct resource uart1[] = {
  36. {
  37. .start = MX51_UART2_BASE_ADDR,
  38. .end = MX51_UART2_BASE_ADDR + 0xfff,
  39. .flags = IORESOURCE_MEM,
  40. }, {
  41. .start = MX51_MXC_INT_UART2,
  42. .end = MX51_MXC_INT_UART2,
  43. .flags = IORESOURCE_IRQ,
  44. },
  45. };
  46. struct platform_device mxc_uart_device1 = {
  47. .name = "imx-uart",
  48. .id = 1,
  49. .resource = uart1,
  50. .num_resources = ARRAY_SIZE(uart1),
  51. };
  52. static struct resource uart2[] = {
  53. {
  54. .start = MX51_UART3_BASE_ADDR,
  55. .end = MX51_UART3_BASE_ADDR + 0xfff,
  56. .flags = IORESOURCE_MEM,
  57. }, {
  58. .start = MX51_MXC_INT_UART3,
  59. .end = MX51_MXC_INT_UART3,
  60. .flags = IORESOURCE_IRQ,
  61. },
  62. };
  63. struct platform_device mxc_uart_device2 = {
  64. .name = "imx-uart",
  65. .id = 2,
  66. .resource = uart2,
  67. .num_resources = ARRAY_SIZE(uart2),
  68. };
  69. static struct resource mxc_fec_resources[] = {
  70. {
  71. .start = MX51_MXC_FEC_BASE_ADDR,
  72. .end = MX51_MXC_FEC_BASE_ADDR + 0xfff,
  73. .flags = IORESOURCE_MEM,
  74. }, {
  75. .start = MX51_MXC_INT_FEC,
  76. .end = MX51_MXC_INT_FEC,
  77. .flags = IORESOURCE_IRQ,
  78. },
  79. };
  80. struct platform_device mxc_fec_device = {
  81. .name = "fec",
  82. .id = 0,
  83. .num_resources = ARRAY_SIZE(mxc_fec_resources),
  84. .resource = mxc_fec_resources,
  85. };
  86. static u64 usb_dma_mask = DMA_BIT_MASK(32);
  87. static struct resource usbotg_resources[] = {
  88. {
  89. .start = MX51_OTG_BASE_ADDR,
  90. .end = MX51_OTG_BASE_ADDR + 0x1ff,
  91. .flags = IORESOURCE_MEM,
  92. },
  93. {
  94. .start = MX51_MXC_INT_USB_OTG,
  95. .flags = IORESOURCE_IRQ,
  96. },
  97. };
  98. /* OTG gadget device */
  99. struct platform_device mxc_usbdr_udc_device = {
  100. .name = "fsl-usb2-udc",
  101. .id = -1,
  102. .num_resources = ARRAY_SIZE(usbotg_resources),
  103. .resource = usbotg_resources,
  104. .dev = {
  105. .dma_mask = &usb_dma_mask,
  106. .coherent_dma_mask = DMA_BIT_MASK(32),
  107. },
  108. };
  109. struct platform_device mxc_usbdr_host_device = {
  110. .name = "mxc-ehci",
  111. .id = 0,
  112. .num_resources = ARRAY_SIZE(usbotg_resources),
  113. .resource = usbotg_resources,
  114. .dev = {
  115. .dma_mask = &usb_dma_mask,
  116. .coherent_dma_mask = DMA_BIT_MASK(32),
  117. },
  118. };
  119. static struct resource usbh1_resources[] = {
  120. {
  121. .start = MX51_OTG_BASE_ADDR + 0x200,
  122. .end = MX51_OTG_BASE_ADDR + 0x200 + 0x1ff,
  123. .flags = IORESOURCE_MEM,
  124. },
  125. {
  126. .start = MX51_MXC_INT_USB_H1,
  127. .flags = IORESOURCE_IRQ,
  128. },
  129. };
  130. struct platform_device mxc_usbh1_device = {
  131. .name = "mxc-ehci",
  132. .id = 1,
  133. .num_resources = ARRAY_SIZE(usbh1_resources),
  134. .resource = usbh1_resources,
  135. .dev = {
  136. .dma_mask = &usb_dma_mask,
  137. .coherent_dma_mask = DMA_BIT_MASK(32),
  138. },
  139. };
  140. static struct resource mxc_wdt_resources[] = {
  141. {
  142. .start = MX51_WDOG_BASE_ADDR,
  143. .end = MX51_WDOG_BASE_ADDR + SZ_16K - 1,
  144. .flags = IORESOURCE_MEM,
  145. },
  146. };
  147. struct platform_device mxc_wdt = {
  148. .name = "imx2-wdt",
  149. .id = 0,
  150. .num_resources = ARRAY_SIZE(mxc_wdt_resources),
  151. .resource = mxc_wdt_resources,
  152. };
  153. static struct mxc_gpio_port mxc_gpio_ports[] = {
  154. {
  155. .chip.label = "gpio-0",
  156. .base = MX51_IO_ADDRESS(MX51_GPIO1_BASE_ADDR),
  157. .irq = MX51_MXC_INT_GPIO1_LOW,
  158. .virtual_irq_start = MXC_GPIO_IRQ_START
  159. },
  160. {
  161. .chip.label = "gpio-1",
  162. .base = MX51_IO_ADDRESS(MX51_GPIO2_BASE_ADDR),
  163. .irq = MX51_MXC_INT_GPIO2_LOW,
  164. .virtual_irq_start = MXC_GPIO_IRQ_START + 32 * 1
  165. },
  166. {
  167. .chip.label = "gpio-2",
  168. .base = MX51_IO_ADDRESS(MX51_GPIO3_BASE_ADDR),
  169. .irq = MX51_MXC_INT_GPIO3_LOW,
  170. .virtual_irq_start = MXC_GPIO_IRQ_START + 32 * 2
  171. },
  172. {
  173. .chip.label = "gpio-3",
  174. .base = MX51_IO_ADDRESS(MX51_GPIO4_BASE_ADDR),
  175. .irq = MX51_MXC_INT_GPIO4_LOW,
  176. .virtual_irq_start = MXC_GPIO_IRQ_START + 32 * 3
  177. },
  178. };
  179. int __init mxc_register_gpios(void)
  180. {
  181. return mxc_gpio_init(mxc_gpio_ports, ARRAY_SIZE(mxc_gpio_ports));
  182. }