time.c 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182
  1. /*
  2. * Carsten Langgaard, carstenl@mips.com
  3. * Copyright (C) 1999,2000 MIPS Technologies, Inc. All rights reserved.
  4. *
  5. * This program is free software; you can distribute it and/or modify it
  6. * under the terms of the GNU General Public License (Version 2) as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  12. * for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along
  15. * with this program; if not, write to the Free Software Foundation, Inc.,
  16. * 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
  17. *
  18. * Setting up the clock on the MIPS boards.
  19. */
  20. #include <linux/types.h>
  21. #include <linux/config.h>
  22. #include <linux/init.h>
  23. #include <linux/kernel_stat.h>
  24. #include <linux/sched.h>
  25. #include <linux/spinlock.h>
  26. #include <linux/interrupt.h>
  27. #include <linux/time.h>
  28. #include <linux/timex.h>
  29. #include <linux/mc146818rtc.h>
  30. #include <asm/mipsregs.h>
  31. #include <asm/ptrace.h>
  32. #include <asm/hardirq.h>
  33. #include <asm/irq.h>
  34. #include <asm/div64.h>
  35. #include <asm/cpu.h>
  36. #include <asm/time.h>
  37. #include <asm/mc146818-time.h>
  38. #include <asm/msc01_ic.h>
  39. #include <asm/mips-boards/generic.h>
  40. #include <asm/mips-boards/prom.h>
  41. #include <asm/mips-boards/maltaint.h>
  42. #include <asm/mc146818-time.h>
  43. unsigned long cpu_khz;
  44. #if defined(CONFIG_MIPS_ATLAS)
  45. static char display_string[] = " LINUX ON ATLAS ";
  46. #endif
  47. #if defined(CONFIG_MIPS_MALTA)
  48. static char display_string[] = " LINUX ON MALTA ";
  49. #endif
  50. #if defined(CONFIG_MIPS_SEAD)
  51. static char display_string[] = " LINUX ON SEAD ";
  52. #endif
  53. static unsigned int display_count = 0;
  54. #define MAX_DISPLAY_COUNT (sizeof(display_string) - 8)
  55. static unsigned int timer_tick_count=0;
  56. static int mips_cpu_timer_irq;
  57. static void mips_timer_dispatch (struct pt_regs *regs)
  58. {
  59. do_IRQ (mips_cpu_timer_irq, regs);
  60. }
  61. irqreturn_t mips_timer_interrupt(int irq, void *dev_id, struct pt_regs *regs)
  62. {
  63. irqreturn_t r;
  64. r = timer_interrupt(irq, dev_id, regs);
  65. if ((timer_tick_count++ % HZ) == 0) {
  66. mips_display_message(&display_string[display_count++]);
  67. if (display_count == MAX_DISPLAY_COUNT)
  68. display_count = 0;
  69. }
  70. return r;
  71. }
  72. /*
  73. * Estimate CPU frequency. Sets mips_counter_frequency as a side-effect
  74. */
  75. static unsigned int __init estimate_cpu_frequency(void)
  76. {
  77. unsigned int prid = read_c0_prid() & 0xffff00;
  78. unsigned int count;
  79. #ifdef CONFIG_MIPS_SEAD
  80. /*
  81. * The SEAD board doesn't have a real time clock, so we can't
  82. * really calculate the timer frequency
  83. * For now we hardwire the SEAD board frequency to 12MHz.
  84. */
  85. if ((prid == (PRID_COMP_MIPS | PRID_IMP_20KC)) ||
  86. (prid == (PRID_COMP_MIPS | PRID_IMP_25KF)))
  87. count = 12000000;
  88. else
  89. count = 6000000;
  90. #endif
  91. #if defined(CONFIG_MIPS_ATLAS) || defined(CONFIG_MIPS_MALTA)
  92. unsigned int flags;
  93. local_irq_save(flags);
  94. /* Start counter exactly on falling edge of update flag */
  95. while (CMOS_READ(RTC_REG_A) & RTC_UIP);
  96. while (!(CMOS_READ(RTC_REG_A) & RTC_UIP));
  97. /* Start r4k counter. */
  98. write_c0_count(0);
  99. /* Read counter exactly on falling edge of update flag */
  100. while (CMOS_READ(RTC_REG_A) & RTC_UIP);
  101. while (!(CMOS_READ(RTC_REG_A) & RTC_UIP));
  102. count = read_c0_count();
  103. /* restore interrupts */
  104. local_irq_restore(flags);
  105. #endif
  106. mips_hpt_frequency = count;
  107. if ((prid != (PRID_COMP_MIPS | PRID_IMP_20KC)) &&
  108. (prid != (PRID_COMP_MIPS | PRID_IMP_25KF)))
  109. count *= 2;
  110. count += 5000; /* round */
  111. count -= count%10000;
  112. return count;
  113. }
  114. unsigned long __init mips_rtc_get_time(void)
  115. {
  116. return mc146818_get_cmos_time();
  117. }
  118. void __init mips_time_init(void)
  119. {
  120. unsigned int est_freq, flags;
  121. local_irq_save(flags);
  122. /* Set Data mode - binary. */
  123. CMOS_WRITE(CMOS_READ(RTC_CONTROL) | RTC_DM_BINARY, RTC_CONTROL);
  124. est_freq = estimate_cpu_frequency ();
  125. printk("CPU frequency %d.%02d MHz\n", est_freq/1000000,
  126. (est_freq%1000000)*100/1000000);
  127. cpu_khz = est_freq / 1000;
  128. local_irq_restore(flags);
  129. }
  130. void __init mips_timer_setup(struct irqaction *irq)
  131. {
  132. if (cpu_has_veic) {
  133. set_vi_handler (MSC01E_INT_CPUCTR, mips_timer_dispatch);
  134. mips_cpu_timer_irq = MSC01E_INT_BASE + MSC01E_INT_CPUCTR;
  135. }
  136. else {
  137. if (cpu_has_vint)
  138. set_vi_handler (MIPSCPU_INT_CPUCTR, mips_timer_dispatch);
  139. mips_cpu_timer_irq = MIPSCPU_INT_BASE + MIPSCPU_INT_CPUCTR;
  140. }
  141. /* we are using the cpu counter for timer interrupts */
  142. irq->handler = mips_timer_interrupt; /* we use our own handler */
  143. setup_irq(mips_cpu_timer_irq, irq);
  144. /* to generate the first timer interrupt */
  145. write_c0_compare (read_c0_count() + mips_hpt_frequency/HZ);
  146. }